

ADVANCE

PSoC® 6 MCU: CY8C62x5 Datasheet

PSoC[®] 62 with 512KB Flash, 256KB SRAM, and up to 64 I/Os

General Description

PSoC[®] 6 MCU is a high-performance, ultra-low-power and secure MCU platform, purpose-built for IoT applications. The CY8C62x5 product family, based on the PSoC 6 MCU platform, is a combination of a dual core microcontroller with low-power flash technology, digital programmable logic, high-performance analog-to-digital and standard communication and timing peripherals.

Features

32-bit Dual-Core Subsystem

- 150-MHz Arm[®] Cortex[®]-M4F CPU with single-cycle multiply (Floating Point and Memory Protection Unit)
- 100-MHz Cortex-M0+ CPU with single-cycle multiply and MPU
- User-selectable core logic operation at either 1.1 V or 0.9 V
- 8-KB Instruction Caches for both the CPU cores
- Active CPU power slope with 1.1-V core operation
 - □ Cortex-M4: 40 μA/MHz□ Cortex-M0+: 20 μA/MHz
- Active CPU power slope with 0.9-V core operation
- ☐ Cortex-M4: 22 μA/MHz☐ Cortex-M0+: 15 μA/MHz☐ Three DMA controllers

Flexible Memory Subsystem

- 512-KB Application Flash, 32-KB emulated EEPROM area, and 32-KB Supervisory Flash; Read-While-Write (RWW) support
- 256-KB SRAM with programmable power control and retention granularity
- One-Time-Programmable (OTP) 1-Kb eFuse memory for validation and security

Low-Power 1.7-V to 3.6-V Operation

- Six power modes for fine-grained power management
- Deep Sleep mode current of 7 µA with 64-KB SRAM retention
- On-chip DC-DC Buck converter, <1 µA quiescent current
- Backup domain with 64 bytes of memory and Real-Time Clock

Flexible Clocking Options

- On-chip crystal oscillators (4 to 35 MHz, and 32 kHz)
- Phase-locked Loop (PLL) for multiplying clock frequencies
- 8 MHz Internal Main Oscillator (IMO) with ±2% accuracy
- Ultra-low-power 32-kHz Internal Low-speed Oscillator (ILO)
- Frequency Locked Loop (FLL) for multiplying IMO frequency

Quad-SPI (QSPI)/Serial Memory Interface (SMIF)

- Execute-In-Place (XIP) from external Quad SPI Flash
- On-the-fly encryption and decryption
- 4-KB cache for greater XIP performance with lower power
- Supports single, dual, quad, dual-quad, and octal interfaces w/ throughput up to 640 Mbps

Serial Communication

- Seven run-time configurable serial communication blocks (SCBs)
 - ☐ Six SCBs: configurable as SPI, I²C, or UARTs☐ One Deep Sleep SCB: configurable as SPI or I²C
- USB Full-Speed device interface
- One SDHC/eMMC/SD controller
- One CAN FD block

Programmable Analog

- 12-bit 1-Msps SAR ADC with differential and single-ended modes and 16-channel sequencer with signal averaging
- Two low-power comparators available in Deep Sleep and Hibernate modes
- Built-in temp sensor connected to ADC

Up to 64 Programmable GPIOs

- Two Smart I/O ports (8 I/Os) enable Boolean operations on GPIO pins; available during Deep Sleep
- Programmable drive modes, strengths, and slew rates
- Two overvoltage-tolerant (OVT) pins

Capacitive Sensing

- Cypress CapSense Sigma-Delta (CSD) provides best-in-class SNR, liquid tolerance, and proximity sensing
- Enables dynamic usage of both self and mutual sensing
- Automatic hardware tuning (SmartSense[™])

Security Built into Platform Architecture


- ROM-based root of trust via uninterruptible Secure Boot
- Authentication during boot using hardware hashing
- Step-wise authentication of execution images
- Secure execution of code in execute-only mode for protected routines
- All Debug and Test ingress paths can be disabled
- Up to eight Protection Contexts

Cryptography Accelerators

- Hardware acceleration for symmetric and asymmetric cryptographic methods and hash functions
- True Random Number Generator (TRNG) function

Packages: 100 TQFP, 68 QFN, 50 WLCSP

Cypress Semiconductor Corporation • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600 Document Number: 002-26168 Rev. ** Revised January 25, 2019





Development Ecosystem

PSoC 6 MCU Resources

Cypress provides a wealth of data at www.cypress.com to help you select the right PSoC device and quickly and effectively integrate it into your design. The following is an abbreviated, hyperlinked list of resources for PSoC 6 MCU:

- Overview: PSoC Portfolio, PSoC Roadmap
- Product Selectors: PSoC 6 MCU
- Application Notes cover a broad range of topics, from basic to advanced level, and include the following:
 - □ AN221774: Getting Started with PSoC 6 MCU
 - □ AN218241: PSoC 6 MCU Hardware Design Guide
 - □ AN213924: PSoC 6 MCU Device Firmware Update Guide
 - □ AN215656: PSoC 6 MCU Dual-CPU System Design
 - □ AN219528: PSoC 6 MCU Power Reduction Techniques
 - □ AN221111: PSoC 6 MCU Creating a Secure System
 - □ AN85951: PSoC 4, PSoC 6 MCU CapSense Design Guide
- Code Examples demonstrate product features and usage, and are also available on Cypress GitHub repositories.
- Technical Reference Manuals (TRMs) provide detailed descriptions of PSoC 6 MCU architecture and registers.

- PSoC 6 MCU Programming Specification provides the information necessary to program PSoC 6 MCU nonvolatile memory
- Development Tools
 - □ ModusToolbox™ enables cross platform code development with a robust suite of tools and software libraries
 - □ CY8CPROTO-062-4343W prototyping kit provides PSoC 6 MCU hardware support with WiFi and Bluetooth connectivity. Additional kits enable development for other PSoC 6 MCU devices with a variety of connectivity options.
 - PSoC 6 CAD libraries provide footprint and schematic support for common tools
- Training Videos are available on a wide range of topics including the PSoC 6 MCU 101 series
- Cypress Developer Community enables connection with fellow PSoC developers around the world, 24 hours a day, 7 days a week, and hosts a dedicated PSoC 6 MCU Community

ModusToolbox™ IDE and the PSoC 6 SDK

ModusToolbox is an Eclipse-based development environment on Windows, macOS, and Linux platforms that includes the ModusToolbox IDE and the PSoC 6 SDK. The ModusToolbox IDE brings together several device resources, middleware, and firmware to build an application. Using ModusToolbox, you can enable and configure device resources and middleware libraries, write C/assembly source code, and program and debug the device.

The PSoC 6 SDK is the software development kit for the PSoC 6 MCU. The SDK makes it easier to develop firmware for supported devices without the need to understand the intricacies of the device resources.

For additional detail on using the Cypress tools, refer to AN221774: Getting Started with PSoC 6 MCU and the documentation and help integrated into ModusToolbox. As Figure 1 shows, with the ModusToolbox IDE, you can:

- 1. Create a new application based on a list of starter applications, filtered by kit or device, or browse the collection of code examples online.
- 2. Configure device resources in design.modus to build your hardware system design in the workspace.
- 3. Add software components or middleware.
- 4. Develop your application firmware.






Figure 1. ModusToolbox IDE Resources and Middleware



ADVANCE



Contents

Blocks and Functionality	5
Functional Description	6
CPU and Memory Subsystem	
System Resources	8
Programmable Analog Subsystems	10
Programmable Digital	11
Fixed-Function Digital	11
GPIO	13
Special-Function Peripherals	13
Pinouts	17
Power Supply Considerations	26
Electrical Specifications	28
Absolute Maximum Ratings	28
Device-Level Specifications	28
Analog Peripherals	36
Digital Peripherals	42
Memory	45
System Possuross	

Ordering Information	55
Packaging	57
Acronyms	59
Document Conventions	61
Units of Measure	61
Revision History	62
Sales, Solutions, and Legal Information	63
Worldwide Sales and Design Support	63
Products	63
PSoC® Solutions	63
Cypress Developer Community	63
Technical Support	



Blocks and Functionality

The CY8C62x5 block diagram is shown in Figure 2. There are four major subsystems: CPU subsystem, system resources, peripheral blocks, and I/O subsystem. For a description of the acronyms used in the diagram, refer to Acronyms.




Figure 2. Block Diagram

Figure 2 shows the subsystems of the chip and gives a very simplified view of their inter-connections (Multi-layer AHB is used in practice). The color-coding shows the lowest-power mode where the particular block is still functional (for example, LP Comparator is functional in System LP/ULP, Deep Sleep, and Hibernate modes).

PSoC 62 CY8C62x5 includes extensive support for programming, testing, debugging, and tracing both hardware and firmware.

Complete debug-on-chip functionality enables full device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The ModusToolbox Integrated Development Environment (IDE) provides fully integrated programming and debug support for PSoC 62 CY8C62x5 devices. The SWJ (SWD and JTAG) interface is fully compatible with industry-standard third party probes. With the ability to disable debug features, with very robust flash protection, and by allowing customer-proprietary functionality to be implemented in on-chip programmable blocks, PSoC 62 CY8C62x5 provides a very high level of security.

There are three debug access ports, one each for CM4 and CM0+, and a system port. They are enabled by default. Each can be disabled and enabled independently.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. All programming, debug, and test interfaces are disabled when maximum device security is enabled. The security level is a trade-off the customer can make.



Functional Description

The following sections provide an overview of the features, capabilities and operation of each functional block identified in the block diagram in Figure 2. For more detailed information, refer to the following three references.

Peripheral Driver Library (PDL) Application Programming Interface (API) Reference Manual.

PDL provides low-level drivers for each resource in the device, and supports the entire PSoC 6 MCU portfolio. PDL is an element of the PSoC 6 SDK, which is installed as part of ModusToolbox. With ModusToolbox installed, you can access the PDL API reference manual either from the Documentation tab of the Quick Panel, or you can navigate directly to it at <install_directory>\ModusToolbox_<ver-

sion > 1ibraries psoc6sw-<version > docs. Using PDL should be the primary means of interacting with the PSoC 6 MCU hardware.

■ Architecture Technical Reference Manual (TRM)

The architecture TRM provides the detailed description of each resource in the device. This is the next reference to use if it is necessary to understand the operation of the hardware below the software provided by PDL. It describes the architecture and functionality of each resource and explains the operation of each resource in all modes. It provides specific guidance regarding the use of associated registers.

■ Register Technical Reference Manual

The register TRM provides the complete list of all registers in the device. It includes the breakdown of all register fields, their possible settings, read/write accessibility, and default states. All registers that have a reasonable use in typical applications have functions to access them from within PDL. Note that ModusToolbox and PDL may provide software default conditions for some registers that are different from and override the hardware defaults.

CPU and Memory Subsystem

PSoC 62 CY8C62x5 has multiple bus masters, as Figure 2 shows. They are: two CPUs, three DMA controllers, the SDHC controller, and the Crypto block. Generally, in PSoC 62 CY8C62x5, all memory and peripherals can be accessed and shared by all bus masters through multi-layer Arm AMBA high-performance bus (AHB) arbitration. Accesses between Cores can be synchronized using an inter-processor communication (IPC) block.

CPUs

There are two Arm Cortex CPUs:

The Cortex-M4 (CM4) CPU has single-cycle multiply, a floating-point unit (FPU), and a memory protection unit (MPU). It can run at up to 150 MHz. This is the main CPU, designed for a short interrupt response time, high code density, and high throughput.

CM4 implements a version of the Thumb instruction set based on Thumb-2 technology (defined in the *Armv7-M Architecture Reference Manual*).

The Cortex-M0+ (CM0+) CPU has single-cycle multiply, and an MPU. It can run at up to 100 MHz; however, for CM4 speeds

above 100 MHz, CM0+ and bus peripherals are limited to half the speed of CM4. Thus, for CM4 running at 150 MHz, CM0+ and peripherals are limited to 75 MHz.

CM0+ is the secondary CPU; it is used to implement system calls and device-level security, safety, and protection features. CM0+ provides a secure, uninterruptible boot function. This guarantees that post boot, system integrity is checked and memory and peripheral access privileges are enforced.

CM0+ implements the Armv6-M Thumb instruction set (defined in the *Armv6-M Architecture Reference Manual*).

These CPUs have the following power draw, at V_{DD} = 3.3 V and using the internal buck regulator:

Table 1. Active Current Slope at V_{DD} = 3.3 V Using the Internal Buck Regulator

		System Power Mode							
		ULP	LP						
СРИ	Cortex-M0+	15 μA/MHz	20 μA/MHz						
OF 0	Cortex-M4	22 μA/MHz	40 μA/MHz						

These CPUs can be selectively placed in their Sleep and Deep Sleep power modes as defined by Arm.

Each CPU has an 8-KB instruction cache with 4-way set associativity. Both CPUs have nested vectored interrupt controllers (NVIC) for rapid and deterministic interrupt response, and wakeup interrupt controllers (WIC) for CPU wakeup from Deep Sleep power mode.

These CPUs have extensive debug support. PSoC 6 MCU has a debug access port (DAP) that acts as the interface for device programming and debug. An external programmer or debugger (the "host") communicates with the DAP through the device serial wire debug (SWD) or Joint Test Action Group (JTAG) interface pins. Through the DAP (and subject to device security restrictions), the host can access the device memory and peripherals as well as the registers in both CPUs.

Each CPU offers debug and trace features as follows:

- CM4 supports six hardware breakpoints and four watchpoints, 4-bit embedded trace macrocell (ETM), serial wire viewer (SWV), and printf()-style debugging through the single wire output (SWO) pin.
- CM0+ supports four hardware breakpoints and two watchpoints, and a micro trace buffer (MTB) with 4 KB dedicated RAM.

PSoC 62 CY8C62x5 also has an Embedded Cross Trigger for synchronized debugging and tracing of both CPUs.

Interrupts

PSoC 62 CY8C62x5 has 122 system and peripheral interrupt sources and supports interrupts and system exception on both CPUs. CM4 has 122 interrupt request lines (IRQ), with the interrupt source 'n' directly connected to IRQn. CM0+ has eight interrupts IRQ[7:0] with configurable mapping of one or more interrupt sources to any of the IRQ[7:0]. CM0+ also supports eight internal (software only) interrupts.



Each interrupt supports configurable priority levels (eight levels for CM4 and four levels for CM0+). Up to four system interrupts can be mapped to each of the CPU's non-maskable interrupt (NMI). Up to 39 interrupt sources are capable of waking the device from Deep Sleep power mode using the WIC. Refer to the technical reference manual for details.

Direct Memory Access (DMA) Controllers

PSoC 62 CY8C62x5 has three DMA controllers, which support CPU-independent accesses to memory and peripherals. Two of them have 22 channels each and the third has 2 channels. The descriptors for DMA channels can be in SRAM or flash. Therefore, the number of descriptors are limited only by the size of the memory. Each descriptor can transfer data in two nested loops with configurable address increments to the source and destination. The size of data transfer per descriptor varies based on the type of DMA channel. Refer to the technical reference manual for detail.

Cryptography Accelerator (Crypto)

This subsystem consists of hardware implementation and acceleration of cryptographic functions and random number generators.

The Crypto subsystem supports the following:

- Encryption/Decryption Functions
 - ☐ Data Encryption Standard (DES)
 - ☐ Triple DES (3DES)
 - □ Advanced Encryption Standard (AES) (128-, 192-, 256-bit)
 - ☐ Elliptic Curve Cryptography (ECC)
 - □ RSA cryptography functions
- Hashing functions
 - ☐ Secure Hash Algorithm (SHA)
 - □ SHA1
 - □ SHA224/256/384/512
- Message authentication functions (MAC)
 - ☐ Hashed message authentication code (HMAC)
 - Cipher-based message authentication code (CMAC)
- 32-bit cyclic redundancy code (CRC) generator
- Random number generators
 - ☐ Pseudo random number generator (PRNG)
 - ☐ True random number generator (TRNG)

Protection Units

PSoC 62 CY8C62x5 has multiple types of protection units to control erroneous or unauthorized access to memory and peripheral registers. CM4 and CM0+ have Arm MPUs for protection at the bus master level. Other bus masters use additional MPUs. Shared memory protection units (SMPUs) help implement memory protection for memory/ resources that are shared among multiple bus masters. Peripheral protection units (PPU) are similar to SMPUs but are designed for protecting the peripheral register space.

Protection units support memory and peripheral access attributes including address range, read/write, code/data, privilege level, secure/non-secure, and protection context.

Protection units are configured at secure boot to control access privileges and rights for bus masters and peripherals.

Up to eight protection contexts (secure boot is in protection context 0) allow access privileges for memory and system resources to be set by the secure boot process per protection context by bus master and code privilege level. Multiple protection contexts are supported on a single CPU.

Memory

PSoC 62 CY8C62x8 and CY8C62xA contains flash, SRAM, ROM, and eFuse memory blocks.

■ Flash

Up to 512 KB of application flash is provided, with two additional 32-KB flash sectors. The application flash is organized into two 256-KB sectors. The first 32-KB flash sector is typically used for EEPROM emulation, or equivalent data storage. The second 32-KB region is the supervisory flash (SFlash). Data stored in SFlash includes device trim values, Flash Boot executable code, and encryption keys. After the device transitions into secure mode, SFlash can no longer be changed.

The flash uses 128-bit-wide accesses to reduce power. It also supports read-while-write (RWW) operations; data can be written in one sector while read operations occur in any of the other sectors. This enables flash updates during code execution. Write operations can be performed at the row level. A row, also referred to as a page, is 512 bytes. Read operations are supported in both System Low Power and Ultra-Low Power modes, however write operations may not be performed in System Ultra-Low Power mode.

■ SRAM

Up to 256 KB of SRAM is provided. Power control and retention granularity is implemented in 32 KB blocks allowing the user to control the amount of memory retained in Deep Sleep. Memory is not retained in Hibernate mode.

■ ROM

The 64-KB ROM, also referred to as the supervisory ROM (SROM), provides code (ROM Boot) for several system functions. The PSoC 6 MCU ROM contains device initialization, flash write, security, eFuse programming, and other system-level routines. ROM code is executed only by the CM0+CPU, in protection context 0. A system function can be initiated by either CPU, or through the DAP. This causes an NMI interrupt in CM0+, which causes CM0+ to execute the system function.

■ eFuse

One-time-programmable eFuse consists of 1024 bits, of which 512 are reserved for system use. The remaining bits are available for storing security key information, hash values, unique IDs or other similar user-defined content. Each fuse is individually programmed; once programmed (or "blown"), its state cannot be changed. Blowing a fuse transitions it from the default state of 0 to 1. To program an eFuse, V_{DDIO0} must be at 2.5 V $\pm 5\%$, at 14 mA.

Boot Code

Two blocks of code, ROM Boot and Flash Boot, are pre-programmed into the device and work together to provide device startup and configuration, basic security features, life-cycle stage management and other system functions.



■ ROM Boot

On a device reset, the boot code in ROM is the first code to execute. This code performs the following:

- ☐ Integrity checks of flash boot code
- ☐ Device trim setting (calibration)
- ☐ Setting the device protection units
- □ Setting device access restrictions for secure life-cycle states ROM cannot be changed and acts as the Root of Trust in a secure system. ROM code will guarantee secure boot if authentication of application flash is required.

■ Flash Boot

Flash boot is firmware stored in SFlash that ensures that only a validated application may run on the device. It also ensures that the firmware image has not been modified, such as by a malicious third party.

Flash boot:

- □ Is validated by ROM Boot
- □ Runs after ROM Boot and before the user application
- □ Verifies the integrity of the user application
- □ Enables system calls
- □ Configures the Debug Access Port
- □ Launches the user application in the CM4

If the user application cannot be validated, then flash boot ensures that the device is transitioned into a safe state.

Memory Map

Both CPUs have a fixed address map, with shared access to memory and peripherals. The 32-bit (4 GB) address space is divided into the regions shown in Table 2. Note that code can be executed from the code and SRAM regions.

Table 2. Address Map for CM4 and CM0+

Address Range	Name	Use
0x0000 0000 – 0x1FFF FFFF	Code	Program code region. Data can also be placed here. It includes the exception vector table, which starts at address 0.
0x2000 0000 – 0x3FFF FFFF	SRAM	Data region. Code can also be executed from this region. Note that CM4 bit-band in this region is not supported.
0x4000 0000 – 0x5FFF FFFF	Peripheral	All peripheral registers. Code cannot be executed from this region. Note that CM4 bit-band in this region is not supported.
0x6000 0000 – 0x9FFF FFFF	External RAM	SMIF or Quad SPI, (see the Quad-SPI (QSPI)/Serial Memory Interface (SMIF) section). Code can be executed from this region.
0xA000 0000 – 0xDFFF FFFF	External device	Not used.
0xE000 0000 – 0xE00F FFFF	Private peripheral Bus	Provides access to peripheral registers within the CPU core.
0xE010 0A000 – 0xFFFF FFFF	Device	Device-specific system registers.

The device memory map shown in Table 3 applies to both CPUs. That is, the CPUs share access to all PSoC 6 MCU memory and peripheral registers. Note that code can be executed from the code and SRAM regions.

Table 3. Internal Memory Address Map for CM4 and CM0+

Address Range	Memory Type	Size
0x0000 0000 – 0x0001 0000	ROM	64 KB
0x0800 0000 – 0x0804 0000	SRAM	Up to 256 KB
0x1000 0000 – 0x1008 0000	Application flash	Up to 512 KB
0x1400 0000 - 0x1400 8000	EEPROM emulation flash	32 KB
0x1600 0000 – 0x1600 8000	Supervisory flash	32 KB

System Resources

Power System

The power system provides assurance that voltage levels are as required for each respective mode and will either delay mode entry (on power-on reset (POR), for example) until voltage levels are as required for proper function or generate resets (brown-out detect (BOD)) when the power supply drops below specified levels. The design guarantees safe chip operation between power supply voltage dropping below specified levels (for example, below 1.7 V) and the reset occurring. There are no voltage sequencing requirements.

The V_{DD} supply (1.7 to 3.6 V) powers an on-chip buck regulator or an LDO, selectable by the user. In addition, both the buck and the LDO offer a selectable (0.9 or 1.1 V) core operating voltage (V_{CCD}). The selection lets users choose between two system power modes:

- System Low Power (LP) operates V_{CCD} at 1.1 V and offers high performance, with no restrictions on any of the device configurations.
- System Ultra Low Power (ULP) operates V_{CCD} at 0.9 V for exceptional low power results, but imposes limitations on maximum clock speeds.

An additional, backup domain adds an "always on" functionality using a separate power domain supplied by a backup supply (V_{BACKUP}) such as a battery or supercapacitor. It includes a real-time clock (RTC) with alarm feature, supported by a 32.768-kHz watch crystal oscillator (WCO), and power-management IC (PMIC) control.

Power Modes

PSoC 6 MCU can operate in four system and three CPU power modes. These modes are intended to minimize the average power consumption in an application. For more details on power modes and other power-saving configuration options, see the application note, AN219528: PSoC 6 MCU Low-Power Modes and Power Reduction Techniques and the Architecture TRM, Power Modes chapter.



Power modes supported by PSoC 6 MCUs, in the order of decreasing power consumption, are:

- System Low Power (LP) All peripherals and CPU power modes are available at maximum speed
- System Ultra Low Power (ULP) All peripherals and CPU power modes are available, but with limited speed
- CPU Active CPU is executing code in system LP or ULP mode
- CPU Sleep CPU code execution is halted in system LP or ULP mode
- CPU Deep Sleep CPU code execution is halted and system Deep Sleep is requested in system LP or ULP mode
- System Deep Sleep Only low-frequency peripherals are available after both CPUs enter CPU Deep Sleep mode
- System Hibernate Device and I/O states are frozen and the device resets on wakeup

CPU Active, Sleep, and Deep Sleep are standard Arm-defined power modes supported by the Arm CPU instruction set architecture (ISA). LP, ULP, Deep Sleep and Hibernate modes are additional low-power modes supported by PSoC 6 MCU. Hibernate mode is the lowest power mode in the PSoC 6 MCU and on wakeup, the CPU and all peripherals go through a reset.

Clock System

The clock system for PSoC 62 CY8C62x8 and CY8C62xA consists of the following:

- IMO
- ILO
- Watch crystal oscillator (WCO)
- External MHz crystal oscillator (ECO)
- External clock input
- One PLL
- One FLL

Clocks may be buffered and brought out to a pin on a smart I/O port.

IMO Clock Source

The IMO is the primary source of internal clocking in PSoC 62 CY8C62x8 and CY8C62xA. It is trimmed during testing to achieve the specified accuracy. The IMO default frequency is 8 MHz and IMO tolerance is ± 2%. The IMO can be selected to operate in Deep Sleep mode to drive the LCD block for better contrast (and higher power) than is possible with the 32-kHz mode.

ILO Clock Source

The ILO is a very low power oscillator, nominally 32 kHz, which operates in all power modes including Hibernate. The ILO can be calibrated against a higher accuracy clock for better accuracy.




Figure 3. Clocking Diagram

wco



Watchdog Timer (WDT)

A WDT can be clocked from the ILO or from the WCO. This allows watchdog operation during Deep Sleep and Hibernate modes. The WDT generates a watchdog reset if not serviced before a timeout occurs. The watchdog reset is recorded in the Reset Cause register.

Clock Dividers

Integer and fractional clock dividers are provided for peripheral use and timing purposes. There are:

- Four 8-bit clock dividers
- Eight 16-bit integer clock dividers
- Two 16.5-bit fractional clock dividers
- One 24.5-bit fractional clock divider

Trigger Routing

PSoC 6 MCU contains a trigger multiplexer block. This is a collection of digital multiplexers and switches that are used for routing trigger signals between peripheral blocks and between GPIOs and peripheral blocks.

PSoC 62 CY8C62x8 and CY8C62xA have two types of trigger routing. Trigger multiplexers have reconfigurability in the source and destination. There are also hardwired switches called "one-to-one triggers," which connect a specific source to a destination. The user can enable or disable the route.

Reset

PSoC 6 MCU can be reset from a variety of sources:

- Power-on reset (POR) to hold the device in reset while the power supply ramps up to the level required for the device to function properly. POR activates automatically at power-up.
- Brown-out detect (BOD) reset to monitor the digital voltage supply V_{DDD} and generate a reset if V_{DDD} falls below the minimum required logic operating voltage.
- External reset (XRES) to reset the device using an external input. The XRES pin is active LOW a logic '1' on the pin has no effect and a logic '0' causes reset. The pin is pulled to logic '1' inside the device. XRES is available as a dedicated pin.
- Watchdog timer (WDT) reset to reset the device if the firmware execution fails to service the watchdog timer within a specified timeout period.
- Software-initiated reset to reset the device on demand using firmware
- Logic-protection fault can trigger an interrupt or reset the device if unauthorized operating conditions occur; for example, reaching a debug breakpoint while executing privileged code.
- Hibernate wakeup reset to bring the device out of the Hibernate low-power mode.

Reset events are asynchronous and guarantee reversion to a known state. Some of the reset sources are recorded in a register, which is retained through reset and allows software to determine the cause of the reset.

Programmable Analog Subsystems

12-bit SAR ADC

The 12-bit, 1-Msps SAR ADC can operate at a maximum clock rate of 18 MHz and requires a minimum of 18 clocks at that frequency to do a 12-bit conversion. One of three internal reference voltages may be used for the ADC reference voltage. The references are, $V_{\rm DD},\,V_{\rm DD}/2,\,{\rm and}\,\,V_{\rm REF}$ (nominally 1.2 V and trimmed to ±1%). An external reference may also be used, by either driving the VREF pin or routing an external reference to GPIO pin P9.3. These reference options allow ratio-metric readings or absolute readings at the accuracy of the reference used. The input range of the ADC is the full supply voltage between $V_{\rm SS}$ and $V_{\rm DDIOA}/V_{\rm DDIOA}$. The SAR ADC may be configured with a mix of single ended and differential signals in the same configuration.

The SAR ADC's sample-and-hold (S/H) aperture is programmable to allow sufficient time for signals with a high impedance to settle sufficiently, if required. System performance will be 65 dB for true 12-bit precision provided appropriate references are used and system noise levels permit it. To improve performance in noisy conditions, an external bypass capacitor for the internal reference amplifier (through the fixed "VREF" pin), may be added.

The SAR is connected to a fixed set of pins through an input sequencer. The sequencer cycles through the selected channels autonomously (sequencer scan) and does so with zero switching overhead (that is, the aggregate sampling bandwidth is equal to 1 Msps whether it is for a single channel or distributed over several channels). The result of each channel is buffered, so that an interrupt may be triggered only when a full scan of all channels is complete. Also, a pair of range registers can be set to detect and cause an interrupt if an input exceeds a minimum and/or maximum value. This allows fast detection of out-of-range values without having to wait for a sequencer scan to be completed and the CPU to read the values and check for out-of-range values in software. The SAR can also be connected, under firmware control, to most other GPIO pins via the Analog Multiplexer Bus (AMUXBUS). The SAR is not available in Deep Sleep and Hibernate modes as it requires a high -speed clock (up to 18 MHz). The SAR operating range is 1.71 to 3.6 V.

Temperature Sensor

An on-chip temperature sensor is part of the SAR sequencer block and may be scanned by the SAR ADC. It consists of a diode, which is biased by a current source that can be disabled to save power. The temperature sensor may be connected directly to the SAR ADC as one of the measurement channels. The ADC digitizes the temperature sensor's output and a Cypress-supplied software function may be used to convert the reading to temperature which includes calibration and linearization.

Low-Power Comparators

Two low-power comparators are provided, which can operate in all power modes. This allows other analog system resources to be disabled while retaining the ability to monitor external voltage levels during Deep Sleep and Hibernate modes. The comparator outputs are normally synchronized to avoid metastability unless operating in an asynchronous power mode (Hibernate) where the system wake-up circuit is activated by a comparator-switch event.






Figure 4. CY8C62x8 and CY8C62xA Analog Subsystem

Programmable Digital

Smart I/O

Smart I/O™ is a programmable logic fabric that enables Boolean operations on signals traveling from device internal resources to the GPIO pins or on signals traveling into the device from external sources. The Smart I/O block sits between the GPIO pins and the high-speed I/O matrix (HSIOM) and is dedicated to a single port.

On PSoC 62 CY8C62x8 and CY8C62xA, there are two Smart I/O blocks: one on Port 8 and one on Port 9. When the Smart I/O is not enabled, all signals on Port 8 and Port 9 bypass the Smart I/O hardware.

Smart I/O supports:

- Deep Sleep operation
- Boolean operations without CPU intervention
- Asynchronous or synchronous (clocked) operation

Each Smart I/O block contains a data unit (DU) and eight look up tables (LUTs).

The DU:

- Performs unique functions based on a selectable opcode.
- Can source input signals from internal resources, the GPIO port, or a value in the DU register.

Each LUT:

Has three selectable input sources. The input signals may be sourced from another LUT, an internal resource, an external signal from a GPIO pin, or from the DU.

- Acts as a programmable Boolean logic table.
- Can be synchronous or asynchronous.

Fixed-Function Digital

Timer/Counter/Pulse-width Moderator (TCPWM)

- The TCPWM supports the following operational modes:
 - □ Timer-counter with compare
 - □ Timer-counter with capture
 - ☐ Quadrature decoding
 - □ Pulse width modulation (PWM)
- □ Pseudo-random PWM
- □ PWM with dead time
- Up, down, and up/down counting modes.
- Clock prescaling (division by 1, 2, 4, ... 64, 128)
- Double buffering of compare/capture and period values
- Underflow, overflow, and capture/compare output signals
- Supports interrupt on:
 - □ Terminal count Depends on the mode; typically occurs on overflow or underflow
 - Capture/compare The count is captured to the capture register or the counter value equals the value in the compare register
- Complementary output for PWMs
- Selectable start, reload, stop, count, and capture event signals for each TCPWM with rising edge, falling edge, both edges, and level trigger options. The TCPWM has a Kill input to force





outputs to a predetermined state; for example, this is used in motor-drive systems when an overcurrent state is indicated and the PWMs driving the FETs need to be shut off immediately with no time for software intervention.

In this device there are:

- Four 32-bit TCPWMS
- Eight 16-bit TCPWMs

Serial Communication Blocks (SCB)

PSoC 62 CY8C62x8 and CY8C62xA have 7 SCBs:

- Six can implement either I²C, UART, or SPI.
- One SCB can operate in Deep Sleep with an external clock, this SCB can be either SPI slave or I²C slave.

I²C Mode: The SCB can implement a full multi-master and slave interface (it is capable of multimaster arbitration). This block can operate at speeds of up to 1 Mbps (Fast Mode Plus). The SCB supports a 256-byte FIFO for receive and transmit.

The I2C peripheral is compatible with I²C standard-mode, Fast Mode, and Fast Mode Plus devices as defined in the NXP I²C-bus specification and user manual (UM10204). The I²C bus I/O is implemented with GPIO in open-drain modes.

UART Mode: This is a full-feature UART operating at up to 8 Mbps. It supports automotive single-wire interface (LIN), infrared interface (IrDA), and SmartCard (ISO7816) protocols, all of which are minor variants of the basic UART protocol. In addition, it supports the 9-bit multiprocessor mode that allows the addressing of peripherals connected over common RX and TX lines. Common UART functions such as parity error, break detect, and frame error are supported. A 256-byte FIFO allows much greater CPU service latencies to be tolerated.

SPI Mode: The SPI mode supports full Motorola SPI, TI Secure Simple Pairing (SSP) (essentially adds a start pulse that is used to synchronize SPI Codecs), and National Microwire (half-duplex form of SPI). The SPI block supports an EzSPI mode in which the data interchange is reduced to reading and writing an array in memory. The SPI interface will operate with a 25-MHz SPI Clock.

USB Full-Speed Device Interface

PSoC 62 CY8C62x8 and CY8C62xA incorporate a full-speed USB device interface. The device can have up to eight endpoints. A 512-byte SRAM buffer is provided and DMA is supported.

Quad-SPI/Serial Memory Interface (SMIF)

A serial memory interface is provided, running at up to 80 MHz. It supports single, dual, quad, dual-quad and octal SPI configurations, and supports up to four external memory devices. It supports two modes of operation:

Memory-mapped I/O (MMIO), a command mode interface that provides data access via the SMIF registers and FIFOs ■ Execute in Place (XIP), in which AHB reads and writes are directly translated to SPI read and write transfers.

In XIP mode, the external memory is mapped into the PSoC 6 MCU internal address space, enabling code execution directly from the external memory. To improve performance, a 4-KB cache is included. XIP mode also supports AES-128 on-the-fly encryption and decryption, enabling secure storage and access of code and data in the external memory.

SDHC Controller

PSoC 62 CY8C62x8 and CY8C62xA contains one secure digital host controller (SDHC). The SDHC provides communication with IoT connectivity devices such as Bluetooth (BT), Bluetooth Low-Energy (BLE) and WiFi radios, as well as combination devices. The controller also supports embedded MultiMediaCards (eMMC) and Secure Digital (SD) cards.

Several bus speed modes under the SD specification are supported:

- DS (default speed)
- HS (high speed)
- SDR12 (single data rate)
- SDR25
- SDR50
- DDR50 (double data rate)

For eMMC, the supported modes are:

- BWC (backward compatibility)
- SDR
- DDR

Maximum clock restrictions and capacitive loads apply to some modes, and are also dependent on system power mode (LP/ULP). Consult the electrical characteristics for details. (See Table 38.)


SDHC is configured as a master. To be fully compatible with features provided in the driver software for speed and efficiency, the SDHC supports advanced DMA version 3 (ADMA3), defined by the SDIO standard, and has a 1 KB RX/TX FIFO allowing double buffering of 512-byte blocks.

CAN-FD Block

There is one CAN-FD block on the chip for industrial and automotive applications. The block includes Time-Stamp support and has a 4KB message RAM. FD Data rates of up to 5 Mbps will be supported. DMA transfers will be supported.

LCD Block

This block can drive LCD commons and segments directly. It can operate in Deep Sleep and has PWM (better contrast) and Digital Correlation (lower power) modes allowing the customer to make tradeoffs. Up to 8 Commons and 52 segments will be supported.





GPIO

PSoC 62 CY8C62x8 and CY8C62xA have up to 64 GPIOs. The GPIO block implements the following:

- Eight drive strength modes:
 - ☐ Analog input mode (input and output buffers disabled)
 - □ Input only
 - Weak pull-up with strong pull-down
 - □ Strong pull-up with weak pull-down
 - □ Open drain with strong pull-down
 - □ Open drain with strong pull-up
 - ☐ Strong pull-up with strong pull-down
 - Weak pull-up with weak pull-down
- Input threshold select (CMOS or LVTTL)
- Hold mode for latching previous state (used for retaining the I/O state in system Hibernate mode)
- Selectable slew rates for dV/dt-related noise control to improve EMI

The pins are organized in logical entities called ports, which are up to 8-pin in width. During power-on and reset, the pins are forced to the disable state so as not to crowbar any inputs and/or cause excess turn-on current. A multiplexing network known as the high-speed I/O matrix (HSIOM) is used to multiplex between various peripheral and analog signals that may connect to an I/O pin. Data output and pin state registers store, respectively, the values to be driven on the pins and the states of the pins themselves.

Every I/O pin can generate an interrupt if so enabled; each I/O port has an interrupt request (IRQ) and interrupt service routine (ISR) vector associated with it. Two GPIO pins are capable of overvoltage-tolerant (OVT) operation where the input voltage may be higher than V_{DD} . (These OVT pins are commonly used for the I²C functionality to allow powering the chip OFF while maintaining a physical connection to an operating I²C bus without affecting its functionality.)

GPIO pins can be ganged to source or sink higher values of current. GPIO pins, including OVT pins, may not be pulled up higher than 3.6 V.

Special-Function Peripherals

CapSense Subsystem

CapSense is supported in PSoC 6 MCU through a CapSense sigma-delta (CSD) hardware block. It is designed for high-sensitivity self-capacitance and mutual-capacitance measurements, and is specifically built for user interface solutions

In addition to CapSense, the CSD hardware block supports three general-purpose functions. These are available when CapSense is not being used. Alternatively, two or more functions can be time-multiplexed in an application under firmware control. The four functions supported by the CSD hardware block are:

- CapSense
- 10-bit ADC
- Programmable current sources (IDAC)
- Comparator

CapSense

Capacitive touch sensors are designed for user interfaces that rely on human body capacitance to detect the presence of a finger on or near a sensor. Cypress CapSense solutions bring elegant, reliable, and simple capacitive touch sensing functions to applications including IoT, industrial, automotive, and home appliances

The Cypress-proprietary CapSense technology offers the following features:

- Best-in-class signal-to-noise ratio (SNR) and robust sensing under harsh and noisy conditions
- Self-capacitance (CSD) and mutual-capacitance (CSX) sensing methods
- Support for various widgets, including buttons, matrix buttons, sliders, touchpads, and proximity sensors
- High-performance sensing across a variety of materials
- Best-in-class liquid tolerance
- SmartSense™ auto-tuning technology that helps avoid complex manual tuning processes
- Superior immunity against external noise
- Spread-spectrum clocks for low radiated emissions
- Gesture and built-in self-test libraries
- Ultra-low power consumption
- An integrated graphical CapSense tuner for real-time tuning, testing, and debugging

ADC

The CapSense subsystem slope ADC offers the following features:

- Selectable 8- or 10-bit resolution
- Selectable input range: GND to V_{REF} and GND to V_{DDA} on any GPIO input
- Measurement of V_{DDA} against an internal reference without the use of GPIO or external components

IDAC

The CSD block has two programmable current sources, which offer the following features:

- 7-bit resolution
- Sink and source current modes
- A current source programmable from 37.5 nA to 609 µA
- Two IDACs that can be used in parallel to form one 8-bit IDAC





Comparator

The CapSense subsystem comparator operates in the System Low Power and Ultra-Low Power modes. The inverting input is connected to an internal programmable reference voltage and the non-inverting input can be connected to any GPIO via the AMUXBUS.

Figure 5 shows the high-level hardware overview of the CapSense subsystem, which includes a delta sigma converter, internal clock dividers, a shield driver, and two programmable current sources.

The inputs are managed through analog multiplexed buses (AMUXBUS A/B). The input and output of all functions offered by the CSD block can be provided on any GPIO or on a group of GPIOs under software control, with the exception of the comparator output and external capacitors that use dedicated GPIOs.

Self-capacitance is supported by the CSD block using AMUXBUS A, an external modulator capacitor, and a GPIO for each sensor. There is a shield electrode (optional) for self-capacitance sensing. This is supported using AMUXBUS B and an optional external shield tank capacitor (to increase the drive capability of the shield driver) should this be required.

Mutual-capacitance is supported by the CSD block using AMUXBUS A, two external integrated capacitors, and a GPIO for transmit and receive electrodes.

The ADC does not require an external component. Any GPIO that can be connected to AMUXBUS A can be an input to the ADC under software control. The ADC can accept V_{DDA} as an input without needing GPIOs (for applications such as battery voltage measurement).

The two programmable current sources (IDACs) in general-purpose mode can be connected to AMUXBUS A or B. They can therefore connect to any GPIO pin. The comparator resides in the delta-sigma converter. The inverting input is connected to VREF, with output on dedicated GPIO. The non-inverting input and output is accessible on any GPIO using AMUXBUS.

The CSD block can operate in active and sleep CPU power modes, and seamlessly transition between LP and ULP system modes. It can be powered down in Deep Sleep and Hibernate modes. Upon wakeup from Hibernate mode, the CSD block requires re-initialization. However, operation can be resumed without re-initialization upon exit from Deep Sleep mode, under firmware control.






Figure 5. CapSense Hardware Subsystem

Figure 6 shows the high-level software overview. Cypress provides a middleware library for each function to enable quick integration. User applications interact only with middleware to implement functions of the CSD block. The middleware interacts with underlying drivers to access hardware as necessary. The CSD driver facilitates time-multiplexing of the CSD hardware if more than one piece of CSD-related middleware is present in a project. It prevents access conflicts in this case.

CapSense middleware has configurator software to enable fast configuration and incorporating it into middleware. It also has a tuner for performance evaluation and real-time tuning of the system. Both can be launched from the ModusToolbox IDE or in standalone mode. The tuner requires the EZ12C communication interface in the application to enable real-time tuning capability.

The tuner can update configuration parameters directly in the device as well as in the configurator.

CapSense and ADC middleware use the CSD interrupt to implement non-blocking sensing and A-to-D conversion. Therefore, interrupt service routines are a defined part of the middleware, which must be initialized by the application. For dual-CPU devices, middleware and drivers can operate on either CPU. Cypress recommends using the middleware only in one CPU. If both CPUs must access the CSD driver, memory access should be managed in the application.

Refer to AN85951: PSoC 4 and PSoC 6 MCU CapSense Design Guide for more details on CSX sensing, CSD sensing, shield electrode usage and its benefits, and capacitive system design guidelines. Refer to the middleware API reference guide available in the PSoC 6 SDK for more detail on middleware.






Figure 6. CapSense Software/Firmware Subsystem



Pinouts

Table 4. 100 TQFP and 68 QFN Pinouts

68-QFI	N	100-TQFP							
Pin	Name	Pin	Name						
67	VCCD	1	VCCD						
68	VDDD	2	VDDD						
<dn></dn>	VSS	3	VSS						
<dn></dn>	VSS	4	VSSD						
<dn></dn>	VSS	5	VSSD						
1	VBACKUP	6	VBACKUP						
2	P0.0	7	P0.0						
3	P0.1	8	P0.1						
4	P0.2	9	P0.2						
5	P0.3	10	P0.3						
6	P0.4	11	P0.4						
7	P0.5	12	P0.5						
<dn></dn>	VSS	13	VSSD						
8	XRES	14	XRES						
<dn></dn>	VSS	15	VSSD						
9	VDD_NS	16	VDD_NS						
10	VIND	17	VIND						
<dn></dn>	VSS	18	VSS_NS						
<dn></dn>	VSS	19	VSSD						
11	VDDUSB	20	VDDUSB						
12	USBDM	21	USBDM						
13	USBDP	22	USBDP						
14	P2.0	23	P2.0						
15	P2.1	24	P2.1						
16	P2.2	25	P2.2						
17	P2.3	26	P2.3						
18	P2.4	27	P2.4						
19	P2.5	28	P2.5						
20	P2.6	29	P2.6						
21	P2.7	30	P2.7						
22	VDDIO_2	31	VDDIO_2						
<dn></dn>	VSS	32	VSSIO_2						
23	P3.0	33	P3.0						
24	P3.1	34	P3.1						
<dn></dn>	VSS	35	VSSD						
25	P5.0	36	P5.0						
26	P5.1	37	P5.1						
			i						



Table 4. 100 TQFP and 68 QFN Pinouts (continued)

68-QFN		100-TQF	P
Pin	Name	Pin	Name
<dn></dn>	VSS	38	VSSD
27	P5.6	39	P5.6
28	P5.7	40	P5.7
		41	P6.0
		42	P6.1
29	P6.2	43	P6.2
30	P6.3	44	P6.3
31	P6.4	45	P6.4
32	P6.5	46	P6.5
33	P6.6	47	P6.6
34	P6.7	48	P6.7
<dn></dn>	VSS	49	VSSD
<dn></dn>	VSS	50	VSSIO_1
35	VDDIO_1	51	VDDIO_1
36	VDDA	52	VDDA
<dn></dn>	VSS	53	VSSA
<dn></dn>	VSS	54	VSSD
37	P7.0	55	P7.0
38	P7.1	56	P7.1
39	P7.2	57	P7.2
40	P7.3	58	P7.3
		59	P7.4
		60	P7.5
		61	P7.6
41	P7.7	62	P7.7
42	P8.0	63	P8.0
43	P8.1	64	P8.1
		65	P8.2
		66	P8.3
44	P9.0	67	P9.0
45	P9.1	68	P9.1
46	P9.2	69	P9.2
47	P9.3	70	P9.3
<dn></dn>	VSS	71	VSSIO_A
<dn></dn>	VSS	72	VSSA
48	VDDIO_A	73	VDDIO_A
48	VDDIO_A	73	VDDIO_A
49	VREF	74	VREF
50	P10.0	75	P10.0



PSoC[®] 6 MCU: CY8C62x5 Datasheet

Table 4. 100 TQFP and 68 QFN Pinouts (continued)

I	100-TQF	P
Name	Pin	Name
P10.1	76	P10.1
P10.2	77	P10.2
P10.3	78	P10.3
P10.4	79	P10.4
P10.5	80	P10.5
	81	P10.6
	82	P10.7
P11.0	83	P11.0
P11.1	84	P11.1
P11.2	85	P11.2
P11.3	86	P11.3
P11.4	87	P11.4
P11.5	88	P11.5
P11.6	89	P11.6
P11.7	90	P11.7
VDDIO_0	91	VDDIO_0
VSS	92	VSSIO_0
VSS	93	VSSD
	94	P12.0
		P12.1
P12.6		P12.6
	100	P12.7
		nc
	97	nc
		nc
	P10.1 P10.2 P10.3 P10.4 P10.5 P10.5 P11.0 P11.1 P11.2 P11.3 P11.4 P11.5 P11.6 P11.7 VDDIO_0 VSS	Name Pin P10.1 76 P10.2 77 P10.3 78 P10.4 79 P10.5 80 81 82 P11.0 83 P11.1 84 P11.2 85 P11.3 86 P11.4 87 P11.5 88 P11.6 89 P11.7 90 VDDIO_0 91 VSS 92 VSS 93 P12.6 99 P12.7 100 96



Power supplies and ports correspond as follows:

■ P0: VBACKUP■ P2, P3: VDDIO2

■ P5, P6, P7, P8: VDDIO1

■ P9, P10: VDDIO_A (VDDIO_A, when present, and VDDA must be connected together on the PCB)

■ P11, P12: VDDIO0

Each port pin has multiple alternate functions. These are defined in Table 5. The columns ACT #x and DS #y denote active (System LP/ULP) and Deep Sleep mode signals respectively.

The notation for a signal is of the form IPName[x].signal name[u]:y.

IPName = Name of the block (such as tcpwm), x = Unique instance of the IP, Signal_name = Name of the signal, u = Signal number where there is more than one signal for a particular signal name, y = Designates copies of the signal name.

For example, the name tcpwm[0].line_compl[3]:4 indicates that this is instance 0 of a tcpwm block, the signal is line_compl # 3 (complement of the line output) and this is the fourth occurrence (copy) of the signal. Signal copies are provided to allow flexibility in routing and to maximize use of on-chip resources.

Table 5. Multiple Alternate Functions

Port/Pin	ACT #0			ACT #3	DS #2	DS #3	ACT #4	ACT #5	ACT #6	ACT #7	ACT #8	ACT #9	ACT #10	ACT #12	ACT #13	ACT #14	ACT #15	DS #5	DS #6	DS #7
P0.0	tcpwm[0] .line[0]:0	tcpwm[1] .line[0]:0	csd.csd_ tx:0	csd.csd_ tx_n:0			srss.ext_ clk:0				scb[0].sp i_select1 :0			peri.tr_io _input[0] :0						
P0.1	.line -	tcpwm[1] .line compl[0]: 0	tx:1	csd.csd_ tx_n:1							scb[0].sp i_select2 :0			peri.tr_io _input[1] :0				cpuss.s wj_trstn		
P0.2	tcpwm[0] .line[1]:0	tcpwm[1] .line[1]:0	csd.csd_ tx:2	csd.csd_ tx_n:2					scb[0].ua rt_rx:0	scb[0].i2 c_scl:0	scb[0].sp i_mosi:0									
P0.3	tcpwm[0] .line compl[1]: 0	tcpwm[1] .line compl[1]: 0	tx:3	csd.csd_ tx_n:3					scb[0].ua rt_tx:0	scb[0].i2 c_sda:0	scb[0].sp i_miso:0									
P0.4	tcpwm[0] .line[2]:0	tcpwm[1] .line[2]:0	csd.csd_ tx:4	csd.csd_ tx_n:4					scb[0].ua rt_rts:0		scb[0].sp i_clk:0			peri.tr_io _input[2] :0	peri.tr_io _output[0]:2					
P0.5	tcpwm[0] .line compl[2]: 0	tcpwm[1] .line compl[2]: 0	tx:5	csd.csd_ tx_n:5			srss.ext_ clk:1		scb[0].ua rt_cts:0		scb[0].sp i_select0 :0			peri.tr_io _input[3] :0	peri.tr_io _output[1]:2					
P2.0	tcpwm[0] .line[3]:0	tcpwm[1] .line[3]:0	csd.csd_ tx:6	csd.csd_ tx_n:6					scb[1].ua rt_rx:0	scb[1].i2 c_scl:0	scb[1].sp i_mosi:0			peri.tr_io _input[4] :0		sdhc[0].c ard_dat_ 3to0[0]				
P2.1	tcpwm[0] .line compl[3]: 0	tcpwm[1] .line compl[3]: 0	csd.csd_ tx:7	csd.csd_ tx_n:7					scb[1].ua rt_tx:0	scb[1].i2 c_sda:0	scb[1].sp i_miso:0			peri.tr_io _input[5] :0		sdhc[0].c ard_dat_ 3to0[1]				



Table 5. Multiple Alternate Functions (continued)

Port/Pin	ACT #0	ACT #1	ACT #2	ACT #3	DS #2	DS #3	ACT #4	ACT #5	ACT #6	ACT #7	ACT #8	ACT #9	ACT #10	ACT #12	ACT #13	ACT #14	ACT #15	DS #5	DS #6	DS #7
P2.2	tcpwm[0] .line[0]:1	tcpwm[1] .line[4]:0	csd.csd_ tx:8	csd.csd_ tx_n:8					scb[1].ua rt_rts:0		scb[1].sp i_clk:0					sdhc[0].c ard_dat_ 3to0[2]				
P2.3	tcpwm[0] .line compl[0]: 1	tcpwm[1] .line compl[4]: 0	csd.csd_ tx:9	csd.csd_ tx_n:9					scb[1].ua rt_cts:0		scb[1].sp i_select0 :0					sdhc[0].c ard_dat_ 3to0[3]				
P2.4	tcpwm[0] .line[1]:1	tcpwm[1] .line[5]:0	csd.csd_ tx:10	csd.csd_ tx_n:10							scb[1].sp i_select1 :0					sdhc[0].c ard_cmd				
P2.5	tcpwm[0] .line compl[1]: 1	tcpwm[1] .line compl[5]: 0	csd.csd_ tx:11	csd.csd_ tx_n:11							scb[1].sp i_select2 :0					sdhc[0].c lk_card				
P2.6	tcpwm[0] .line[2]:1	tcpwm[1] .line[6]:0	csd.csd_ tx:12	csd.csd_ tx_n:12							scb[1].sp i_select3 :0			peri.tr_io _input[8] :0		sdhc[0].c ard_de- tect_n				
P2.7	tcpwm[0] .line compl[2]: 1	tcpwm[1] .line compl[6]: 0	csd.csd_ tx:13	csd.csd_ tx_n:13										peri.tr_io _input[9] :0		sdhc[0].c ard_mec h_write_ prot				
P3.0	tcpwm[0] .line[3]:1	tcpwm[1] .line[7]:0	csd.csd_ tx:14	csd.csd_ tx_n:14					scb[2].ua rt_rx:1	scb[2].i2 c_scl:1	scb[2].sp i_mosi:1			peri.tr_io _input[6] :0		sdhc[0].i o_volt_s el				
P3.1	tcpwm[0] .line compl[3]:	tcpwm[1] .line compl[7]: 0	csd.csd_ tx:15	csd.csd_ tx_n:15					scb[2].ua rt_tx:1	scb[2].i2 c_sda:1	scb[2].sp i_miso:1			peri.tr_io _input[7] :0		sdhc[0].c ard_if_p- wr_en				
P5.0	tcpwm[0] .line[0]:2	tcpwm[1] .line[0]:1	csd.csd_ tx:16	csd.csd_ tx_n:16					scb[5].ua rt_rx:1	scb[5].i2 c_scl:1	scb[5].sp i_mosi:1		canfd[0]. ttcan_rx[0]	peri.tr_io _input[1 0]:0						
P5.1	tcpwm[0] .line - compl[0]: 2	tcpwm[1] .line compl[0]: 1	csd.csd_ tx:17	csd.csd_ tx_n:17					scb[5].ua rt_tx:1	scb[5].i2 c_sda:1	scb[5].sp i_miso:1		canfd[0]. ttcan_tx[0]	peri.tr_io _input[11]:0						
P5.6	tcpwm[0] .line[1]:2	tcpwm[1] .line[1]:1	csd.csd_ tx:18	csd.csd_ tx_n:18																
P5.7		tcpwm[1] .line -	csd.csd_ tx:19	csd.csd_ tx_n:19																
P6.0	tcpwm[0] .line[2]:2	tcpwm[1] .line[2]:1	csd.csd_ tx:20	csd.csd_ tx_n:20					scb[3].ua rt_rx:0	scb[3].i2 c_scl:0	scb[3].sp i_mosi:0				cpuss.fa ult_out[0]					
P6.1	tcpwm[0] .line - compl[2]: 2	tcpwm[1] .line compl[2]: 1	csd.csd_ tx:21	csd.csd_ tx_n:21					scb[3].ua rt_tx:0	scb[3].i2 c_sda:0	scb[3].sp i_miso:0				cpuss.fa ult_out[1					
P6.2	tcpwm[0] .line[3]:2	tcpwm[1] .line[3]:1	csd.csd_ tx:22	csd.csd_ tx_n:22					scb[3].ua rt_rts:0		scb[3].sp i_clk:0									



Table 5. Multiple Alternate Functions (continued)

Port/Pin	ACT #0	ACT #1	ACT #2	ACT #3	DS #2	DS #3	ACT #4	ACT #5	ACT #6	ACT #7	ACT #8	ACT #9	ACT #10	ACT #12	ACT #13	ACT #14	ACT #15	DS #5	DS #6	DS #7
P6.3	tcpwm[0] .line compl[3]: 2	tcpwm[1] .line compl[3]:	csd.csd_ tx:23	csd.csd_ tx_n:23					scb[3].ua rt_cts:0		scb[3].sp i_select0 :0									
P6.4	tcpwm[0] .line[0]:3	tcpwm[1] .line[4]:1	csd.csd_ tx:24	csd.csd_ tx_n:24	scb[6].i2 c_scl:0									peri.tr_io _input[1 _2]:0	peri.tr_io _output[0]:1			cpuss.s wj_swo_ tdo	scb[6].sp i_mosi:0	srss.ddft _pin_in[0]:0
P6.5	tcpwm[0] .line compl[0]:	tcpwm[1] .line compl[4]:	csd.csd_ tx:25	csd.csd_ tx_n:25	scb[6].i2 c_sda:0									peri.tr_io _input[1 3]:0	peri.tr_io _output[1]:1			cpuss.s wj_swdo e_tdi	scb[6].sp	
P6.6	tcpwm[0] .line[1]:3	tcpwm[1] .line[5]:1	csd.csd_ tx:26	csd.csd_ tx_n:26														cpuss.s wj_swdio _tms	scb[6].sp i_clk:0	
P6.7	tcpwm[0] .line compl[1]:	tcpwm[1] .line compl[5]:	csd.csd_ tx:27	csd.csd_ tx_n:27														cpuss.s wj_swclk _tclk	scb[6].sp i_select0 :0	
P7.0	tcpwm[0] .line[2]:3	tcpwm[1] .line[6]:1	csd.csd_ tx:28	csd.csd_ tx_n:28					scb[4].ua rt_rx:1	scb[4].i2 c_scl:1	scb[4].sp i_mosi:1			peri.tr_io _input[1 _4]:0		cpuss.tra ce_clock				
P7.1	tcpwm[0] .line - compl[2]:	tcpwm[1] .line compl[6]:	csd.csd_ tx:29	csd.csd_ tx_n:29					scb[4].ua rt_tx:1	scb[4].i2 c_sda:1	scb[4].sp i_miso:1			peri.tr_io _input[1 _5]:0						
P7.2	tcpwm[0] .line[3]:3		csd.csd_ tx:30	csd.csd_ tx_n:30					scb[4].ua rt_rts:1		scb[4].sp i_clk:1									
P7.3	tcpwm[0] .line - compl[3]:	tcpwm[1] .line compl[7]:	csd.csd_ tx:31	csd.csd_ tx_n:31					scb[4].ua rt_cts:1		scb[4].sp i_select0 :1									
P7.4		tcpwm[1] .line[0]:2	csd.csd_ tx:32	csd.csd_ tx_n:32							scb[4].sp i_select1 :1						cpuss.tra ce_data[3]:2			
P7.5	tcpwm[0] .line compl[0]: 4	tcpwm[1] .line compl[0]: 2	csd.csd_ tx:33	csd.csd_ tx_n:33							scb[4].sp i_select2 :1						cpuss.tra ce_data[2]:2			
P7.6	tcpwm[0] .line[1]:4	tcpwm[1] .line[1]:2	csd.csd_ tx:34	csd.csd_ tx_n:34							scb[4].sp i_select3 :1						cpuss.tra ce_data[1]:2			
P7.7	tcpwm[0] .line compl[1]:	tcpwm[1] .line compl[1]: 2	csd.csd_ tx:35	csd.csd_ tx_n:35								cpuss.cl k_fm_pu mp					cpuss.tra ce_data[0]:2			
P8.0		tcpwm[1]	csd.csd_ tx:36	csd.csd_ tx_n:36					scb[4].ua rt_rx:0	scb[4].i2 c_scl:0	scb[4].sp i_mosi:0			peri.tr_io _input[1 _6]:0						



Table 5. Multiple Alternate Functions (continued)

Port/Pin	ACT #0	ACT #1	ACT #2	ACT #3	DS #2	DS #3	ACT #4	ACT #5	ACT #6	ACT #7	ACT #8	ACT #9	ACT #10	ACT #12	ACT #13	ACT #14	ACT #15	DS #5	DS #6	DS #7
P8.1	tcpwm[0] .line compl[2]: 4	tcpwm[1] .line compl[2]: 2	csd.csd_ tx:37	csd.csd_ tx_n:37					scb[4].ua rt_tx:0	scb[4].i2 c_sda:0	scb[4].sp i_miso:0			peri.tr_io _input[1 _7]:0						
P8.2	tcpwm[0] .line[3]:4	tcpwm[1] .line[3]:2	csd.csd_ tx:38	csd.csd_ tx_n:38		lpcomp.d si_comp 0:0			scb[4].ua rt_rts:0		scb[4].sp i_clk:0									
P8.3	tcpwm[0] .line compl[3]: 4	tcpwm[1] .line compl[3]: 2	csd.csd_ tx:39	csd.csd_ tx_n:39		lpcomp.d si_comp 1:0			scb[4].ua rt_cts:0		scb[4].sp i_select0 :0									
P9.0	tcpwm[0] .line[0]:5	tcpwm[1] .line[4]:2	csd.csd_ tx:40	csd.csd_ tx_n:40					scb[2].ua rt_rx:0	scb[2].i2 c_scl:0	scb[2].sp i_mosi:0			peri.tr_io _input[1 _8]:0			cpuss.tra ce_data[3]:0			
P9.1	tcpwm[0] .line compl[0]: 5	tcpwm[1] .line compl[4]: 2	csd.csd_ tx:41	csd.csd_ tx_n:41					scb[2].ua rt_tx:0	scb[2].i2 c_sda:0	scb[2].sp i_miso:0			peri.tr_io _input[1 _9]:0			cpuss.tra ce_data[2]:0			srss.ddft _pin_in[0]:1
P9.2	tcpwm[0] .line[1]:5	tcpwm[1] .line[5]:2	csd.csd_ tx:42	csd.csd_ tx_n:42					scb[2].ua rt_rts:0		scb[2].sp i_clk:0						cpuss.tra ce_data[1]:0			
P9.3	tcpwm[0] .line compl[1]:	tcpwm[1] .line compl[5]: 2	csd.csd_ tx:43	csd.csd_ tx_n:43					scb[2].ua rt_cts:0		scb[2].sp i_select0 :0						cpuss.tra ce_data[0]:0			srss.ddft _pin_in[1]:1
P10.0	tcpwm[0] .line[2]:5	tcpwm[1] .line[6]:2	csd.csd_ tx:44	csd.csd_ tx_n:44					scb[1].ua rt_rx:1	scb[1].i2 c_scl:1	scb[1].sp i_mosi:1			peri.tr_io _input[2 0]:0			cpuss.tra ce_data[3]:1			
P10.1	tcpwm[0] .line compl[2]:	tcpwm[1] .line compl[6]: 2	csd.csd_ tx:45	csd.csd_ tx_n:45					scb[1].ua rt_tx:1	scb[1].i2 c_sda:1	scb[1].sp i_miso:1			peri.tr_io _input[2 1]:0			cpuss.tra ce_data[2]:1			
P10.2	tcpwm[0] .line[3]:5	tcpwm[1] .line[7]:2	csd.csd_ tx:46	csd.csd_ tx_n:46					scb[1].ua rt_rts:1		scb[1].sp i_clk:1						cpuss.tra ce_data[1]:1			
P10.3	tcpwm[0] .line compl[3]: 5	tcpwm[1] .line compl[7]: 2	csd.csd_ tx:47	csd.csd_ tx_n:47					scb[1].ua rt_cts:1		scb[1].sp i_select0 :1						cpuss.tra ce_data[0]:1			
P10.4	tcpwm[0] .line[0]:6	tcpwm[1] .line[0]:3	csd.csd_ tx:48	csd.csd_ tx_n:48							scb[1].sp i_select1 :1									
P10.5	tcpwm[0] .line - compl[0]: 6	tcpwm[1] .line compl[0]:	csd.csd_ tx:49	csd.csd_ tx_n:49							scb[1].sp i_select2 :1									
P10.6	tcpwm[0] .line[1]:6	tcpwm[1] .line[1]:3	csd.csd_ tx:50	csd.csd_ tx_n:50							scb[1].sp i_select3 :1									



Table 5. Multiple Alternate Functions (continued)

Port/Pin	ACT #0	ACT #1	ACT #2	ACT #3	DS #2	DS #3	ACT #4	ACT #5	ACT #6	ACT #7	ACT #8	ACT #9	ACT #10	ACT #12	ACT #13	ACT #14	ACT #15	DS #5	DS #6	DS #7
P10.7	tcpwm[0] .line compl[1]: 6	tcpwm[1] .line compl[1]:	csd.csd_ tx:51	csd.csd_ tx_n:51																
P11.0	tcpwm[0] .line[2]:6	tcpwm[1] .line[2]:3	csd.csd_ tx:52	csd.csd_ tx_n:52				smif.spi_ select2	scb[5].ua rt_rx:0	scb[5].i2 c_scl:0	scb[5].sp i_mosi:0			peri.tr_io _input[2 _2]:0						
P11.1	tcpwm[0] .line compl[2]: 6	tcpwm[1] .line compl[2]: 3	csd.csd_ tx:53	csd.csd_ tx_n:53				smif.spi_ select1	scb[5].ua rt_tx:0	scb[5].i2 c_sda:0	scb[5].sp i_miso:0			peri.tr_io _input[2 3]:0						
P11.2	tcpwm[0] .line[3]:6	tcpwm[1] .line[3]:3	csd.csd_ tx:54	csd.csd_ tx_n:54				smif.spi_ select0	scb[5].ua rt_rts:0		scb[5].sp i_clk:0									
P11.3	tcpwm[0] .line compl[3]:	tcpwm[1] .line compl[3]:	csd.csd_ tx:55	csd.csd_ tx_n:55				smif.spi_ data3	scb[5].ua rt_cts:0		scb[5].sp i_select0 :0				peri.tr_io _output[0]:0					
P11.4	tcpwm[0] .line[0]:7	tcpwm[1] .line[4]:3	csd.csd_ tx:56	csd.csd_ tx_n:56				smif.spi_ data2			scb[5].sp i_select1 :0				peri.tr_io _output[_1]:0					
P11.5	tcpwm[0] .line compl[0]: 7	tcpwm[1] .line compl[4]:	csd.csd_ tx:57	csd.csd_ tx_n:57				smif.spi_ data1			scb[5].sp i_select2 :0									
P11.6	tcpwm[0] .line[1]:7	tcpwm[1] .line[5]:3	csd.csd_ tx:58	csd.csd_ tx_n:58				smif.spi_ data0			scb[5].sp i_select3 :0									
P11.7	tcpwm[0] .line - compl[1]: 7	tcpwm[1] .line compl[5]:	csd.csd_ tx:59	csd.csd_ tx_n:59				smif.spi_ clk												
P12.0	tcpwm[0] .line[2]:7	tcpwm[1] .line[6]:3	csd.csd_ tx:60	csd.csd_ tx_n:60	scb[6].i2 c_scl:1									peri.tr_io _input[2 _4]:0						
P12.1	tcpwm[0] .line compl[2]: 7	tcpwm[1] .line compl[6]:	csd.csd_ tx:61	csd.csd_ tx_n:61	scb[6].i2 c_sda:1									peri.tr_io _input[2 _5]:0						
P12.6	tcpwm[0] .line[3]:7	tcpwm[1] .line[7]:3	csd.csd_ tx:62	csd.csd_ tx_n:62																
P12.7	line -	tcpwm[1] .line compl[7]: 3	csd.csd_ tx:63	csd.csd_ tx_n:63																



PSoC[®] 6 MCU: CY8C62x5 Datasheet

Analog and Smart I/O alternate port pin functionality is provided in Table 6.

Table 6. Port Pin Analog, and Smart I/O Functions

Name	Analog	Digital HV	AMUXA	AMUXB	SMARTIO
P0.0	wco_in				
P0.1	wco_out				
P0.2					
P0.3					
P0.4		pmic_wakeup_in hibernate_wakeup[1]			
P0.5		pmic_wakeup_out			
P5.6	lpcomp.inp_comp0				
P5.7	lpcomp.inn_comp0				
P6.2	lpcomp.inp_comp1				
P6.3	lpcomp.inn_comp1				
P6.6		swd_data			
P6.7		swd_clk			
P7.0			amuxbus_a_csd0	amuxbus_b_csd0	
P7.1	csd.cmodpadd csd.cmodpads		amuxbus_a_csd0	amuxbus_b_csd0	
P7.2	csd.csh_tankpadd csd.csh_tankpads		amuxbus_a_csd0	amuxbus_b_csd0	
P7.3	csd.vref_ext		amuxbus_a_csd0	amuxbus_b_csd0	
P7.4			amuxbus_a_csd0	amuxbus_b_csd0	
P7.5			amuxbus_a_csd0	amuxbus_b_csd0	
P7.6			amuxbus_a_csd0	amuxbus_b_csd0	
P7.7	csd.cshieldpads		amuxbus_a_csd0	amuxbus_b_csd0	
P8.0			amuxbus_a_csd0	amuxbus_b_csd0	smartio[8].io[0]
P8.1		hibernate_wakeup[0]	amuxbus_a_csd0	amuxbus_b_csd0	smartio[8].io[1]
P8.2			amuxbus_a_csd0	amuxbus_b_csd0	smartio[8].io[2]
P8.3			amuxbus_a_csd0	amuxbus_b_csd0	smartio[8].io[3]
P9.0			amuxbus_a_sar	amuxbus_b_sar	smartio[9].io[0]
P9.1			amuxbus_a_sar	amuxbus_b_sar	smartio[9].io[1]
P9.2			amuxbus_a_sar	amuxbus_b_sar	smartio[9].io[2]
P9.3	aref_ext_vref		amuxbus_a_sar	amuxbus_b_sar	smartio[9].io[3]
P10.0	sarmux_pads[0]				
P10.1	sarmux_pads[1]				
P10.2	sarmux_pads[2]				
P10.3	sarmux_pads[3]				
P10.4	sarmux_pads[4]				
P10.5	sarmux_pads[5]				
P10.6	sarmux_pads[6]				
P10.7	sarmux_pads[7]				
P12.6	eco_in				
P12.7	eco_out				



Power Supply Considerations

The power system diagram (see Figure 7) shows the general requirements for power pins on PSoC 62 CY8C62x8 and CY8C62xA. The power scheme allows different V_{DDIO} and V_{DDA} connections. Because no sequencing requirements need to be analyzed and specified, power supplies may be brought up in any order; the power system is responsible for ensuring power

is good in all domains before allowing operation. V_{DDD} , V_{DDA} , and V_{DDIO} may be separate nets, which are not ohmically connected on chip. Depending on different package requirements, these may be required to be connected off chip.

The power system has a buck regulator in addition to an LDO.




Figure 7 shows the power supply pins to PSoC 62 CY8C62x8 and CY8C62xA. It also shows which pins need bypass capacitors. Refer to AN218241 - PSoC 6 MCU Hardware Design Considerations for details on the required connections for any given design.

Description of power pins is as follows:

- VBACKUP is the supply to the backup domain. The backup domain includes the 32-kHz WCO, RTC, and backup registers. It can generate a wake-up interrupt to the chip via RTC timers or an external input. It can also generate an output to wake up external circuitry. It is connected to V_{DDD} when not used as a separate battery backup domain. VBACKUP provides the supply for Port 0.
- V_{DDD} is the main digital supply input (1.7 to 3.6 V). It provides the inputs for the internal Regulators.
- \blacksquare V_{DDA} is the supply for analog peripherals (1.7 to 3.6 V). It must be connected to V_{DDIO A} on the PCB.

Note

1. V_{DDIO} pins can be kept as independent supplies or connected together.

- V_{DDIO_A} is the supply to for Ports 9 and 10. It must be connected to V_{DDA} on the PCB when present. Ports 9 and 10 are supplied by V_{DDA} when V_{DDIO_A} is not present.
- V_{DD_NS} is the supply input to the Buck and should be at the same potential as V_{DDD}. The bypass capacitor between V_{DD_NS} and ground should be 10 µF. A ferrite bead may be used to reduce noise.
- V_{DDIO_0} is the supply for Ports 11 and 12. When not present, these ports are supplied by V_{DDD}.
- V_{DDIO_1} is the supply for Ports 5 to 8. When not present, these ports are supplied by V_{DDD}.
- V_{DDIO_2} is the supply for Ports 2 and 3. When not present, these ports are supplied by V_{DDD}.
- V_{DDUSB} is the USB supply and is required to be 2.85 V to 3.6 V for USB operation. In addition, the pin powers Port 14. When USB is not used, this pin can be 1.7 V to 3.6 V for using Port 14 pins as GPIOs.





All the pins above may be shorted to V_{DDD}.

- V_{IND1} is the buck output to the internal core logic and is to be connected to V_{CCD}.
- V_{CCD} is the internal core logic and needs to be connected to V_{IND1} and decoupled.
- When available, VDDx pins should be decoupled using the corresponding VSSx pins as shown in Figure 7. If the package contains only a VSS pin, then VDDx pins can be decoupled using any VSS pin in the package as all are shorted together inside the package.

The supply voltage range is 1.71 to 3.6 V with all functions and circuits operating over that range. All grounds must be shorted together on the PCB. Bypass capacitors must be used from VDDD and VDDA to ground and wherever indicated in the diagram. Typical practice for systems in this frequency range is to use a capacitor in the 10 μF range in parallel with a smaller capacitor (0.1 μF , for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing. The recommended Buck output capacitor value is 4.7 μF for V_{IND1} . All capacitors should be $\pm20\%$ or better; the recommended inductor value is 2.2 μH $\pm20\%$ (for example, TDK MLP2012H2R2MT0S1).



Electrical Specifications

Note: These are preliminary and subject to change.

Absolute Maximum Ratings

Table 7. Absolute Maximum Ratings^[2]

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID1	V _{DD_ABS}	Analog or digital supply relative to V _{SS} (V _{SSD} = V _{SSA})	-0.5	_	4	V	Absolute Maximum
SID2	V _{CCD_ABS}	Direct digital core voltage input relative to V _{SSD}	-0.5	_	1.2	V	Absolute Maximum
SID3	V _{GPIO_ABS}	GPIO voltage; V _{DDD} or V _{DDA}	-0.5	_	V _{DD} + 0.5	V	Absolute Maximum
SID4	I _{GPIO_ABS}	Current per GPIO	-25	-	25	mA	Absolute Maximum
SID5	I _{GPIO_injection}	GPIO injection current per pin	-0.5	-	0.5	mA	Absolute Maximum
SID3A	ESD_HBM	Electrostatic discharge Human Body Model	2200	-	-	V	Absolute Maximum
SID4A	ESD_CDM	Electrostatic discharge Charged Device Model	500	_	_	V	Absolute Maximum
SID5A	LU	Pin current for latchup-free operation	-100	_	100	mA	Absolute Maximum

All specifications are valid for −40 °C ≤ TA ≤ 85 °C and for 1.71 V to 3.6 V except where noted. All AC specs are valid for 8-mA GPIO output drive setting except where noted.

Device-Level Specifications

All specifications are valid for $-40~^{\circ}\text{C} \le \text{TA} \le 85~^{\circ}\text{C}$ and for 1.71 V to 3.6 V except where noted.

Power Supplies

Table 8. Power Supplies

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
DC Specific	ations					•	
SID6	V_{DDD}	Internal regulator	1.7	_	3.6	V	_
SID7	V_{DDA}	Analog power supply voltage. Shorted to V _{DDIOA} on PCB.	1.7	-	3.6	V	Internally unregulated supply
SID7A	V _{DDIO1}	GPIO supply for Ports 5 to 8 when present	1.7	-	3.6	V	
SID7B	$V_{\rm DDIO0}$	GPIO supply for Ports 11 and 12	1.7	-	3.6	V	_
SID7E	V_{DDIO0}	Supply for eFuse Programming	2.38	2.5	2.62	V	eFuse programming voltage
SID7C	V_{DDIO2}	GPIO supply for Ports 2 and 3	1.7	_	3.6	V	_
SID7D	$V_{\rm DDIOA}$	GPIO supply for Ports 9 to 10. Shorted to V _{DDA} on PCB.	1.7	-	3.6	V	_
SID7F	V _{DDUSB}	Supply for Port 14 (USB or GPIO) when present	1.7	-	3.6	V	Min supply is 2.85 V for USB
SID6B	V _{BACKUP}	Backup power and GPIO Port 0 supply when present	1.7	-	3.6	V	Min. is 1.4 V in Backup mode
SID8	V _{CCD1}	Output voltage (for core logic bypass)	_	1.1	_	V	High-speed mode
SID9	V _{CCD2}	Output voltage (for core logic bypass)	-	0.9	-		ULP mode. Valid for –20 to 85°C.

Document Number: 002-26168 Rev. ** Page 28 of 63

Note

2. Usage above the absolute maximum conditions listed in Table 7 may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods of time may affect device reliability. The maximum storage temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below absolute maximum conditions but above normal operating conditions, the device may not operate to specification.



Table 8. Power Supplies (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID10	C _{EFC}	External regulator voltage (V _{CCD}) bypass	3.8	4.7	5.6	нF	X5R ceramic or better. Value for 0.8 to 1.2 V.
SID11	C _{EXC}	Power supply decoupling capacitor	-	10	-	μF	X5R ceramic or better

CPU Current and Transition Times

Table 9. CPU Current and Transition Times

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
		ICATIONS (for V _{CCD} = 1.1 V with Buck and	LDO)				
Cortex-M4.		1/5110					
Execute with	h Cache Disable	d (Flash)		1	ı		
		Execute from fleeby CM4 Active FO MHz	_	2.3	3.2	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60°C.
SIDF1	I _{DD1}	Execute from flash; CM4 Active 50 MHz, CM0+ Sleep 25 MHz. With IMO and FLL. While(1).	_	3.1	3.6	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60°C.
		Willio(1).	_	4.2	5.1	mA	V _{DDD} = 1.8 to 3.3 V, LDO, max at 60°C.
			-	0.9	1.5	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60°C.
SIDF2	I _{DD2}	Execute from flash; CM4 Active 8 MHz, CM0+ Sleep 8 MHz.With IMO. While(1).	_	1.2	1.6	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60°C.
			_	1.6	2.4	mA	V _{DDD} = 1.8 to 3.3 V, LDO, Max at 60°C.
Execute with	h Cache Enable	d			I.	- 1	
			_	6.3	7	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60°C.
SIDC1	I _{DD3}	Execute from cache; CM4 Active 150 MHz, CM0+ Sleep 75 MHz. IMO and FLL. Dhrystone.	_	9.7	11.2	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60°C.
			_	13.2	13.7	mA	V _{DDD} = 1.8 to 3.3 V, LDO, max at 60°C.
			-	4.8	5.8	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60°C.
SIDC2	I _{DD4}	Execute from cache; CM4 Active 100 MHz, CM0+ Sleep 100MHz. IMO and FLL. Dhrystone.	_	7.4	8.4	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60°C.
		Dillystone.	_	10.1	10.7	mA	V _{DDD} = 1.8 to 3.3 V, LDO, Max at 60°C.
		5	-	2.4	3.4	mA	V _{DDD} =3.3 V, Buck ON, Max at 60°C.
SIDC3	I _{DD5}	Execute from cache; CM4 Active 50 MHz, CM0+ Sleep 25MHz. IMO and FLL. Dhrystone.	_	3.7	4.1	mA	V _{DDD} = 1.8V, Buck ON, Max at 60°C.
		Dillystolle.	_	5.1	5.8	mA	V _{DDD} = 1.8 to 3.3 V, LDO, Max at 60°C.
			-	0.90	1.5	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60°C.
SIDC4	I _{DD6}	Execute from cache; CM4 Active 8 MHz, CM0+ Sleep 8 MHz. IMO. Dhrystone.	_	1.27	1.75	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60°C.
			_	1.8	2.6	mA	V _{DDD} = 1.8 to 3.3 V, LDO, Max at 60°C.



Table 9. CPU Current and Transition Times (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
	Active Mode	d (Fleeb)					
Execute with	n Cache Disable	d (Flash)					V = 2.2 V Buck ON Max
			ı	2.4	3.3	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60°C.
SIDF3	I _{DD7}	Execute from flash; CM4 OFF, CM0+ Active 50 MHz. With IMO and FLL. While (1).	-	3.2	3.7	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60°C.
			-	4.1	4.8	mA	V _{DDD} = 1.8 to 3.3 V, LDO, Max at 60°C.
			-	0.8	1.5	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60°C.
SIDF4	I _{DD8}	Execute from flash; CM4 OFF, CM0+ Active 8 MHz. With IMO. While (1).	-	1.1	1.6	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60°C.
			ı	1.45	1.9	mA	V _{DDD} = 1.8 to 3.3 V, LDO, Max at 60°C.
Execute with	Cache Enabled	1					
			-	3.8	4.5	mA	V _{DDD} = 3.3V, Buck ON, Max at 60°C.
SIDC5	I _{DD9}	Execute from cache; CM4 OFF, CM0+ Active 100 MHz. With IMO and FLL. Dhrystone.	-	5.9	6.5	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60°C.
			-	7.7	8.2	mA	V _{DDD} = 1.8 to 3.3 V, LDO, Max at 60°C.
			-	0.80	1.3	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60°C.
SIDC6	I _{DD10}	Execute from cache; CM4 OFF, CM0+Active 8 MHz. With IMO. Dhrystone.	-	1.2	1.7	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60°C.
			-	1.41	2	mA	V _{DDD} = 1.8 to 3.3 V, LDO, Max at 60°C.
Cortex-M4. S	Sleep Mode						
			-	1.5	2.2	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60°C.
SIDS1	I _{DD11}	CM4 Sleep 100 MHz, CM0+ Sleep 25 MHz. With IMO and FLL.	-	2.2	2.7	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60°C.
			-	2.9	3.5	mA	V_{DDD} = 1.8 to 3.3 V, LDO, max at 60°C.
			-	1.20	1.9	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60°C.
SIDS2	I _{DD12}	CM4 Sleep 50 MHz, CM0+ Sleep 25 MHz. With IMO & FLL.	_	1.70	2.2	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60°C.
			ı	2.20	2.8	mA	V _{DDD} = 1.8 to 3.3 V, LDO, Max at 60°C.
			-	0.7	1.3	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60°C.
SIDS3	I _{DD13}	CM4 Sleep 8 MHz, CM0+ Sleep 8 MHz. With IMO.	-	0.96	1.5	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60°C.
			-	1.22	2	mA	V _{DDD} = 1.8 to 3.3 V, LDO, Max at 60°C.



Table 9. CPU Current and Transition Times (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
Cortex-M0+.	Sleep Mode						
			-	1.3	2	mA	V _{DDD} =3.3 V, Buck ON, Max at 60°C.
SIDS4	I _{DD14}	CM4 Off, CM0+ Sleep 50 MHz. With IMO and FLL.	-	1.94	2.4	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60°C.
			-	2.57	3.2	mA	V _{DDD} = 1.8 to 3.3 V, LDO, Max at 60°C.
			-	0.7	1.3	mA	V _{DDD} = 3.3V, Buck ON, Max at 60°C.
SIDS5	I _{DD15}	CM4 Off, CM0+ Sleep 8 MHz. With IMO.	-	0.95	1.5	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60°C.
			-	1.25	2	mA	V_{DDD} = 1.8 to 3.3 V, LDO, Max at 60°C.
Cortex-M4. I	Minimum Regula	ar Current Mode					
			_	0.85	1.5	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60°C.
SIDLPA1	I _{DD16}	Execute from flash; CM4 Active 8 MHz, CM0+ Sleep 8 MHz. With IMO. While (1).		1.18	1.65	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60°C.
			_	1.63	2.4	mA	V _{DDD} = 1.8 to 3.3 V, LDO, max at 60°C.
			_	0.90	1.5	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60°C.
SIDLPA2	I _{DD17}	Execute from cache; CM4 Active 8 MHz, CM0+ Sleep 8 MHz. With IMO. Dhrystone.	_	1.27	1.75	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60°C.
			-	1.77	2.5	mA	V _{DDD} = 1.8 to 3.3 V, LDO, Max at 60°C.
Cortex-M0+.	Minimum Regu	lator Current Mode				_	
			-	0.8	1.4	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60°C.
SIDLPA3	I _{DD18}	Execute from flash; CM4 OFF, CM0+ Active 8 MHz. With IMO. While (1).	-	1.14	1.6	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60°C.
			-	1.6	2.4	mA	V _{DDD} = 1.8 to 3.3 V, LDO, Max at 60°C.
			-	0.8	1.4	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60°C.
SIDLPA4	I _{DD19}	Execute from cache; CM4 Off, CM0+ Active MHz. With IMO. Dhrystone.	-	1.15	1.65	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60°C.
			-	1.62	2.4	mA	V_{DDD} = 1.8 to 3.3 V, LDO, Max at 60°C.
Cortex-M4. I	Minimum Regula	ator Current Mode					
			-	0.65	1.1	mA	V _{DDD} =3.3 V, Buck ON, Max at 60°C.
SIDLPS1	I _{DD20}	CM4 Sleep 8 MHz, CM0+ Sleep 8 MHz. With IMO.	-	0.95	1.5	mA	V _{DDD} =1.8 V, Buck ON, Max at 60°C.
			-	1.31	2.1	mA	V _{DDD} = 1.8 to 3.3 V, LDO, Max at 60°C.



Table 9. CPU Current and Transition Times (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
Cortex-M0-	+. Minimum Re	gulator Current Mode					
			-	0.64	1.1	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60°C.
SIDLPS3	I _{DD22}	CM4 Off, CM0+ Sleep 8 MHz. With IMO.	-	0.93	1.45	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60°C.
			-	1.29	2	mA	V _{DDD} = 1.8 to 3.3 V, LDO, Max at 60°C.
ULP RANG	E POWER SPE	CIFICATIONS (for V _{CCD} = 0.9 V using the Bud	k). ULF	mode	s valid fr	om –20	to +85 °C.
Cortex-M4.	Active Mode						
Execute wi	th Cache Disak	oled (Flash)					
SIDF5		Execute from flash; CM4 Active 50 MHz, CM0+ Sleep 25 MHz. With IMO and FLL.	ı	1.7	2.2	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60°C.
SIDF3	I _{DD3}	While(1).	ı	2.1	2.4	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60°C.
SIDF6	 	Execute from flash; CM4 Active 8 MHz,	ı	0.56	0.8	mA	V_{DDD} = 3.3 V, Buck ON, Max at 60°C.
SIDI 0	I _{DD4}	CM0+ Sleep 8 MHz. With IMO. While (1).	-	0.75	1	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60°C.
Execute wi	th Cache Enab	led		-			
SIDC8		Execute from cache; CM4 Active 50 MHz,	-	1.6	2.2	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60°C.
SIDCo	I _{DD10}	CM0+ Sleep 25 MHz. With IMO and FLL. Dhrystone.	-	2.4	2.7	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60°C.
SIDC9		Execute from cache; CM4 Active 8 MHz,	-	0.65	0.8	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60°C.
SIDCA	I _{DD11}	CM0+ Sleep 8 MHz. With IMO. Dhrystone.	-	0.8	1.1	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60°C.
Cortex-M0-	+. Active Mode	·					
Execute wi	th Cache Disab	oled (Flash)					
SIDF7	l	Execute from flash; CM4 OFF, CM0+ Active	I	1.00	1.4	mA	V_{DDD} = 3.3 V, Buck ON, Max at 60°C.
SIDI 1	I _{DD16}	25 MHz. With IMO and FLL. Write(1).	ı	1.34	1.6	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60°C.
SIDF8	 	Execute from flash; CM4 OFF, CM0+ Active	ı	0.54	0.75	mA	V_{DDD} = 3.3 V, Buck ON, Max at 60°C.
SIDI 0	I _{DD17}	8 MHz. With IMO. While(1).	ı	0.73	1	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60°C.
Execute wi	th Cache Enab	led					
SIDC40		Execute from cache; CM4 OFF, CM0+ Active	-	0.91	1.25	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60°C.
SIDC10	I _{DD18}	25 MHz. With IMO and FLL. Dhrystone.	_	1.34	1.6	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60°C.
CID C44		Execute from cache; CM4 OFF, CM0+ Active	-	0.51	0.72	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60°C.
SIDC11	I _{DD19}	8 MHz. With IMO. Dhrystone.	-	0.73	0.95	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60°C.
Cortex-M4.	Sleep Mode	•		•			1
		CM4 Sleep 50 MHz, CM0+ Sleep 25 MHz.	-	0.76	1.1	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60°C.
SIDS7	I _{DD21}	With IMO and FLL.		1.1	1.4	mA	V _{DDD} = 1.8 V, Buck ON, Max



Table 9. CPU Current and Transition Times (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SIDS8		CM4 Sleep 8 MHz, CM0+ Sleep 8 MHz. With	-	0.42	0.65	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60°C.
	I _{DD22}	IMO.	ı	0.59	0.8	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60°C.
Cortex-M0+.	Sleep Mode						
SIDS9		CM4 Off, CM0+ Sleep 25 MHz. With IMO	-	0.62	0.9	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60°C.
01009	I _{DD23}	and FLL.	I	0.88	1.1	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60°C.
SIDS10	Inne	CM4 Off, CM0+ Sleep 8 MHz. With IMO.	-	0.41	0.6	mA	V _{DDD} =3.3 V, Buck ON, Max at 60°C.
	I _{DD24}		-	0.58	0.8	mA	V _{DDD} = 1.8°V, Buck ON, Max at 60°C.
Cortex-M4.	Minimum Regula	tor Current Mode					
SIDLPA5	l	Execute from flash. CM4 Active 8 MHz,	I	0.52	0.75	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60°C.
SIDLFAS	I _{DD25}	CM0+ Sleep 8 MHz. With IMO. While(1).	I	0.76	1	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60°C.
SIDLPA6	l	Execute from cache. CM4 Active 8 MHz,	I	0.54	0.76	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60°C.
OIDLI AU	I _{DD26}	CM0+ Sleep 8 MHz. With IMO. Dhrystone.	ı	0.78	1	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60°C.
Cortex-M0+.	Minimum Regu	lator Current Mode					
SIDLPA7	l	Execute from flash. CM4 OFF, CM0+ Active	ı	0.51	0.75	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60°C.
SIDLFAI	I _{DD27}	8 Hz. With IMO. While (1).	-	0.75	1	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60°C.
SIDLPA8		Execute from cache. CM4 OFF, CM0+ Active	-	0.48	0.7	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60°C.
SIDLFAO	I _{DD28}	8 MHz. With IMO. Dhrystone.	-	0.7	0.95	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60°C.
Cortex-M4.	Minimum Regula	ntor Current Mode					
SIDLPS5		CM4 Sleep 8 MHz, CM0+ Sleep 8 MHz. With	-	0.4	0.6	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60°C.
SIDLF 33	I _{DD29}	IMO.	ı	0.57	0.8	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60°C.
Cortex-M0+.	Minimum Regu	lator Current Mode					
SIDLPS7		CM4 Off, CM0+ Sleep 8 MHz. With IMO.	-	0.39	0.6	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60°C.
OIDLF 01	I _{DD31}	OWIT OII, OWIOT SIEEP O WITZ. WILLI WIO.	ı	0.56	0.8	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60°C.
Deep Sleep	Mode						
SIDDS1	I _{DD33A}	With internal Buck enabled and 64-KB SRAM retention	_	7	-	μA	Max value is at 85 °C
SIDDS1_B	I _{DD33A_B}	With internal Buck enabled and 64-KB SRAM retention	_	7	_	μА	Max value is at 60°C.
SIDDS2	I _{DD33B}	With internal Buck enabled and 256-KB SRAM retention	ı	9	-	μΑ	Max value is at 85 °C
SIDDS2_B	I _{DD33B_B}	With internal Buck enabled and 256-KB SRAM retention	_	9	-	μΑ	Max value is at 60°C.



PSoC[®] 6 MCU: CY8C62x5 Datasheet

Table 9. CPU Current and Transition Times (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions			
Hibernate M	Hibernate Mode									
SIDHIB1	I _{DD34}	V _{DDD} = 1.8 V	_	300	-	nA	No clocks running			
SIDHIB2	I _{DD34A}	V _{DDD} = 3.3 V	_	800	_	nA	No clocks running			
Power Mode	Transition Time	es								
SID12	SID12 T _{LPACT_ACT} Minimum Regulator Current to Active ransition time - 35 µs Including PLL lock time									
SID13	T _{DS_LPACT}	Deep Sleep to Active transition time	_	_	15	μs	Guaranteed by design			
SID14	T _{HIB_ACT}	Hibernate to Active transition time	_	500	_	μs	Including PLL lock time			

XRES

Table 10. XRES

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
XRES (Activ	ve Low) Specific	ations	<u>'</u>		•		
XRES AC S	pecifications						
SID15	T _{XRES_ACT}	POR or XRES release to Active transition time	_	750	_	μs	Normal mode, 50 MHz CM0+.
SID16	T _{XRES_PW}	XRES pulse width	5	_	_	μs	-
XRES DC Sp	pecifications						
SID17	T _{XRES_IDD}	I _{DD} when XRES asserted	_	300	_	nA	V _{DDD} = 1.8 V
SID17A	T _{XRES_IDD_1}	I _{DD} when XRES asserted	_	800	_	nA	V _{DDD} = 3.3 V
SID77	V _{IH}	Input voltage HIGH threshold	0.7 * V _{DD}	_	_	V	CMOS input
SID78	V _{IL}	Input voltage LOW threshold	_	_	0.3 * V _{DD}	V	CMOS input
SID80	C _{IN}	Input capacitance	_	3	_	pF	-
SID81	V _{HYSXRES}	Input voltage hysteresis	_	100	_	mV	_
SID82	I _{DIODE}	Current through protection diode to V _{DD} /V _{SS}	_	_	100	μA	_



GPIO

Table 11. GPIO Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions	
GPIO DC Spe	cifications				•			
SID57	V _{IH}	Input voltage HIGH threshold	0.7 * V _{DD}	_	_	V	CMOS Input	
SID57A	I _{IHS}	Input current when Pad > V _{DDIO} for OVT inputs			10	μA	Per I ² C Spec	
SID58	V _{IL}	Input voltage LOW threshold	_	_	0.3 * V _{DD}	V	CMOS Input	
SID241	V _{IH}	LVTTL input, V _{DD} < 2.7 V	0.7 * V _{DD}	-	_	V	-	
SID242	V _{IL}	LVTTL input, V _{DD} < 2.7 V	_	_	0.3 * V _{DD}	V	-	
SID243	V _{IH}	LVTTL input, V _{DD} ≥ 2.7 V	2.0	_	_	V	_	
SID244	V _{IL}	LVTTL input, V _{DD} ≥ 2.7 V	_	-	8.0	V	_	
SID59	V _{OH}	Output voltage HIGH level	V _{DD} – 0.5	-	_	V	I _{OH} = 8 mA	
SID62A	V _{OL}	Output voltage LOW level	_	-	0.4	V	I _{OL} = 8 mA	
SID63	R _{PULLUP}	Pull-up resistor	3.5	5.6	8.5	kΩ	-	
SID64	R _{PULLDOWN}	Pull-down resistor	3.5	5.6	8.5	kΩ	-	
SID65	I _{IL}	Input leakage current (absolute value)	_	_	2	nA	25 °C, V _{DD} = 3.0 V	
SID66	C _{IN}	Input capacitance	_	-	5	pF	-	
SID67	V _{HYSTTL}	Input hysteresis LVTTL V _{DD} > 2.7 V	100	0	_	mV	-	
SID68	V _{HYSCMOS}	Input hysteresis CMOS	0.05*V _{DD}	-	_	mV	-	
SID69	I _{DIODE}	Current through protection diode to V _{DD} /V _{SS}	_	_	100	μA	_	
SID69A	I _{TOT_GPIO}	Maximum total source or sink chip current	-	_	200	mA	_	
GPIO AC Spe	cifications			•				
SID70	T _{RISEF}	Rise time in Fast Strong Mode. 10% to 90% of V _{DD} .	-	_	2.5	ns	Cload = 15 pF, 8mA drive strength	
SID71	T _{FALLF}	Fall time in Fast Strong Mode. 10% to 90% of V _{DD} .	_	_	2.5	ns	Cload = 15 pF, 8 mAdrive strength	
SID72	T _{RISES_1}	Rise time in Slow Strong Mode. 10% to 90% of V _{DD} .	52	_	142	ns	Cload = 15 pF, 8 mA drive strength, $V_{DD} \le 2.7 \text{ V}$	
SID72A	T _{RISES_2}	Rise time in Slow Strong Mode. 10% to 90% of V _{DD} .	48	_	102	ns	Cload = 15 pF, 8 mA drive strength, 2.7 V < $V_{DD} \le$ 3.6 V	
SID73	T _{FALLS_1}	Fall time in Slow Strong Mode. 10% to 90% of V _{DD} .	44	_	211	ns	Cload = 15 pF, 8 mA drive strength, $V_{DD} \le 2.7 \text{ V}$	
SID73A	T _{FALLS_2}	Fall time in Slow Strong Mode. 10% to 90% of V _{DD} .	42	-	93	ns	Cload = 15 pF, 8 mA drive strength, 2.7 V < $V_{DD} \le$ 3.6 V	
SID73G	T _{FALL_I2C}	Fall time (30% to 70% of V _{DD}) in Slow Strong mode.	20 * V _{DDIO} / 5.5	_	250	ns	Cload = 10 pF to 400 pF, 8-mA drive strength	
SID74	F _{GPIOUT1}	GPIO Fout. Fast Strong mode.	_	_	100	MHz	90/10%, 15-pF load, 60/40 duty cycle	
SID75	F _{GPIOUT2}	GPIO Fout; Slow Strong mode.	_	_	1.5	MHz	90/10%, 15-pF load, 60/40 duty cycle	
SID76	F _{GPIOUT3}	GPIO Fout; Fast Strong mode.	_	_	100	MHz	90/10%, 25-pF load, 60/40 duty cycle	



Table 11. GPIO Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID245	F _{GPIOUT4}	GPIO Fout; Slow Strong mode.	-	1	1.3		90/10%, 25-pF load, 60/40 duty cycle
SID246	F _{GPIOIN}	GPIO input operating frequency; 1.71 V \leq V _{DD} \leq 3.6 V	-	1	100	MHz	90/10% V _{IO}

Analog Peripherals

Low-Power (LP) Comparator

Table 12. Low-Power (LP) Comparator Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions		
LP Comparator DC Specifications									
SID84	V _{OFFSET1}	Input offset voltage. Normal power mode.	-10	-	10	mV	_		
SID85A	V _{OFFSET2}	Input offset voltage. Low-power mode.	-25	±12	25	mV	_		
SID85B	V _{OFFSET3}	Input offset voltage. Ultra low-power mode.	-25	±12	25	mV	_		
SID86	V _{HYST1}	Hysteresis when enabled in Normal mode	_	-	60	mV	_		
SID86A	V _{HYST2}	Hysteresis when enabled in Low-power mode	_	-	80	mV	_		
SID87	V _{ICM1}	Input common mode voltage in Normal mode	0	-	V _{DDIO1} – 0.1	V	_		
SID247	V _{ICM2}	Input common mode voltage in Low power mode	0	-	V _{DDIO1} – 0.1	V	_		
SID247A	V _{ICM3}	Input common mode voltage in Ultra low power mode	0	_	V _{DDIO1} – 0.1	V	_		
SID88	CMRR	Common mode rejection ratio in Normal power mode	50	_	_	dB	_		
SID89	I _{CMP1}	Block current, Normal mode	_	_	150	μA	_		
SID248	I _{CMP2}	Block current, Low-power mode	_	_	10	μA	_		
SID259	I _{CMP3}	Block current in Ultra low-power mode	-	0.3	0.85	μA	_		
SID90	ZCMP	DC input impedance of comparator	35	_	-	ΜΩ	-		
LP Compar	ator AC Specific	ations							
SID91	T _{RESP1}	Response time, Normal mode, 100 mV overdrive	-	-	100	ns	_		
SID258	T _{RESP2}	Response time, Low power mode, 100 mV overdrive	-	-	1000	ns	_		
SID92	T _{RESP3}	Response time, Ultra-low power mode, 100 mV overdrive	_	-	20	μs	_		
SID92E	T_CMP_EN1	Time from Enabling to operation	_	-	10	μs	Normal and low-power modes		
SID92F	T_CMP_EN2	Time from Enabling to operation	-	-	50	μs	Ultra-low-power mode		

Temperature Sensor

Table 13. Temperature Sensor Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID93	T _{SENSACC}	Temperature sensor accuracy	-5	±1	5	°C	–40 to +85 °C

Document Number: 002-26168 Rev. ** Page 36 of 63



Internal Reference

Table 14. Internal Reference Specification

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID93R	V_{REFBG}	_	1.188	1.2	1.212	V	_

SAR ADC

Table 15. 12-bit SAR ADC DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID94	A_RES	SAR ADC Resolution	-	-	12	bits	_
SID95	A_CHNLS_S	Number of channels - single ended	-	-	16	-	8 full speed
SID96	A-CHNKS_D	Number of channels - differential	-	-	8	-	Diff inputs use neighboring I/O
SID97	A-MONO	Monotonicity	-	-	-	-	Yes
SID98	A_GAINERR	Gain error	-	-	±0.2	%	With external reference.
SID99	A_OFFSET	Input offset voltage	-	-	2	mV	Measured with 1-V reference
SID100	A_ISAR_1	Current consumption at 1 Msps	_	_	1	mA	At 1 Msps. External bypass cap.
SID100A	A_ISAR_2	Current consumption at 1 Msps. Reference = V _{DD}	-	_	1.25	mA	At 1 Msps. External bypass cap.
SID101	A_VINS	Input voltage range - single-ended	Vss	-	V_{DDA}	V	_
SID102	A_VIND	Input voltage range - differential	Vss	-	V_{DDA}	V	_
SID103	A_INRES	Input resistance	-	-	2.2	ΚΩ	_
SID104	A_INCAP	Input capacitance	_	_	10	pF	_

Table 16. 12-bit SAR ADC AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
12-bit SAR	ADC AC Speci	fications					
SID106	A_PSRR	Power supply rejection ratio	70	-	_	dB	_
SID107	A_CMRR	Common mode rejection ratio	66	-	_	dB	Measured at 1 V
One Mega	sample per se	cond mode					
SID108	A_SAMP_1	Sample rate with external reference bypass cap.	-	-	1	Msps	-
SID108A	A_SAMP_2	Sample rate with no bypass cap; Reference = V _{DD}	1	1	250	ksps	_
SID108B	A_SAMP_3	Sample rate with no bypass cap. Internal reference.	1	1	100	ksps	_
SID109	A_SINAD	Signal-to-noise and Distortion ratio (SINAD). V_{DDA} = 2.7 to 3.6 V, 1 Msps.	64	1	-	dB	Fin = 10 kHz
SID111A	A_INL	Integral non linearity. V _{DDA} = 2.7 to 3.6 V, 1 Msps	-2	1	2	LSB	Measured with internal V_{REF} = 1.2 V and bypass cap.
SID111B	A_INL	Integral non-linearity. V _{DDA} = 2.7 to 3.6 V, 1 Msps	4	1	4	LSB	Measured with external V _{REF} ≥ 1 V and V _{IN} common mode < 2 * V _{REF}
SID112A	A_DNL	Differential non linearity. V _{DDA} = 2.7 to 3.6 V, 1 Msps	–1	-	1.4	LSB	Measured with internal V_{REF} = 1.2 V and bypass cap.
SID112B	A_DNL	Differential non linearity. V _{DDA} = 2.7 to 3.6 V, 1 Msps	– 1	-	1.7	LSB	Measured with external V _{REF} ≥ 1 V and V _{IN} common mode < 2 * V _{REF}
SID113	A_THD	Total harmonic distortion. V _{DDA} = 2.7 to 3.6 V, 1 Msps.	_	_	-65	dB	Fin = 10 kHz



CSD

Table 17. CapSense Sigma-Delta (CSD) Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
CSD V2 Specif	ications						
SYS.PER#3	V _{DD_RIPPLE}	Max allowed ripple on power supply, DC to 10 MHz	_	_	±50	mV	$V_{\rm DDA}$ > 2 V (with ripple), 25 °C T _A , Sensitivity = 0.1 pF
SYS.PER#16	V _{DD_RIPPLE_1.8}	Max allowed ripple on power supply, DC to 10 MHz	_	_	±25	mV	V_{DDA} > 1.75 V (with ripple), 25 ° C T _A , Parasitic Capacitance (C _P) < 20 pF, Sensitivity \geq 0.4 pF
SID.CSD.BLK	I _{CSD}	Maximum block current			4500	μA	-
SID.CSD#15	V _{REF}	Voltage reference for CSD and Comparator	0.6	1.2	V _{DDA} – 0.6	V	V _{DDA} – V _{REF} ≥ 0.6 V
SID.CSD#15A	V _{REF_EXT}	External Voltage reference for CSD and Comparator	0.6		V _{DDA} – 0.6	V	V _{DDA} – V _{REF} ≥ 0.6 V
SID.CSD#16	I _{DAC1IDD}	IDAC1 (7-bits) block current	_	_	1900	μΑ	-
SID.CSD#17	I _{DAC2IDD}	IDAC2 (7-bits) block current	ı	_	1900	μΑ	_
SID308	V _{CSD}	Voltage range of operation	1.7	_	3.6	V	1.71 to 3.6 V
SID308A	V _{COMPIDAC}	Voltage compliance range of IDAC	0.6	_	V _{DDA} – 0.6	>	$V_{DDA} - V_{REF} \ge 0.6 \text{ V}$
SID309	I _{DAC1DNL}	DNL	–1	_	1	LSB	_
SID310	I _{DAC1INL}	INL	- 3	_	3	LSB	If V_{DDA} < 2 V then for LSB of 2.4 μ A or less
SID311	I _{DAC2DNL}	DNL	–1	_	1	LSB	_
SID312	I _{DAC2INL}	INL	– 3	_	3	LSB	If V_{DDA} < 2 V then for LSB of 2.4 μ A or less
SNRC of the fo	llowing is Ratio of	counts of finger to noise. Guaranteed	by chara	acterizatio	on.		
SID313_1A	SNRC_1	SRSS Reference. IMO + FLL Clock Source. 0.1-pF sensitivity.	5	_	_	Ratio	9.5 pF max. capacitance
SID313_1B	SNRC_2	SRSS Reference. IMO + FLL Clock Source. 0.3-pF sensitivity.	5	_	_	Ratio	31 pF max. capacitance
SID313_1C	SNRC_3	SRSS Reference. IMO + FLL Clock Source. 0.6-pF sensitivity.	5	_	_	Ratio	61 pF max. capacitance
SID313_2A	SNRC_4	PASS Reference. IMO + FLL Clock Source. 0.1-pF sensitivity.	5	_	_	Ratio	12 pF max. capacitance
SID313_2B	SNRC_5	PASS Reference. IMO + FLL Clock Source. 0.3-pF sensitivity.	5	_	_	Ratio	47 pF max. capacitance
SID313_2C	SNRC_6	PASS Reference. IMO + FLL Clock Source. 0.6-pF sensitivity.	5	-	_	Ratio	86 pF max. capacitance
SID313_3A	SNRC_7	PASS Reference. IMO + PLL Clock Source. 0.1-pF sensitivity.	5	-	_	Ratio	27 pF max. capacitance
SID313_3B	SNRC_8	PASS Reference. IMO + PLL Clock Source. 0.3-pF sensitivity.	5	_	_	Ratio	86 pF max. capacitance
SID313_3C	SNRC_9	PASS Reference. IMO + PLL Clock Source. 0.6-pF sensitivity.	5	_	_	Ratio	168 pF Max. capacitance



Table 17. CapSense Sigma-Delta (CSD) Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID314	IDAC _{1CRT1}	Output current of IDAC1 (7 bits) in low range	4.2		5.7	μА	LSB = 37.5-nA typ.
SID314A	IDAC _{1CRT2}	Output current of IDAC1 (7 bits) in medium range	33.7		45.6	μА	LSB = 300-nA typ.
SID314B	IDAC _{1CRT3}	Output current of IDAC1 (7 bits) in high range	270		365	μΑ	LSB = 2.4-µA typ.
SID314C	IDAC _{1CRT12}	Output current of IDAC1 (7 bits) in low range, 2X mode	8		11.4	μΑ	LSB = 37.5-nA typ. 2X output stage
SID314D	IDAC _{1CRT22}	Output current of IDAC1 (7 bits) in medium range, 2X mode	67		91	μΑ	LSB = 300-nA typ. 2X output stage
SID314E	IDAC _{1CRT32}	Output current of IDAC1 (7 bits) in high range, 2X mode. V _{DDA} > 2 V	540		730	μΑ	LSB = 2.4-µA typ. 2X output stage
SID315	IDAC _{2CRT1}	Output current of IDAC2 (7 bits) in low range	4.2		5.7	μΑ	LSB = 37.5-nA typ.
SID315A	IDAC _{2CRT2}	Output current of IDAC2 (7 bits) in medium range	33.7		45.6	μΑ	LSB = 300-nA typ.
SID315B	IDAC _{2CRT3}	Output current of IDAC2 (7 bits) in high range	270		365	μΑ	LSB = 2.4-µA typ.
SID315C	IDAC _{2CRT12}	Output current of IDAC2 (7 bits) in low range, 2X mode	8		11.4	μA	LSB = 37.5-nA typ. 2X output stage
SID315D	IDAC _{2CRT22}	Output current of IDAC2 (7 bits) in medium range, 2X mode	67		91	μΑ	LSB = 300-nA typ. 2X output stage
SID315E	IDAC _{2CRT32}	Output current of IDAC2 (7 bits) in high range, 2X mode. V _{DDA} > 2V	540		730	μΑ	LSB = 2.4-µA typ. 2X output stage
SID315F	IDAC _{3CRT13}	Output current of IDAC in 8-bit mode in low range	8		11.4	μΑ	LSB = 37.5-nA typ.
SID315G	IDAC _{3CRT23}	Output current of IDAC in 8-bit mode in medium range	67		91	μΑ	LSB = 300-nA typ.
SID315H	IDAC _{3CRT33}	Output current of IDAC in 8-bit mode in high range. V _{DDA} > 2V	540		730	μΑ	LSB = 2.4-µA typ.
SID320	IDAC _{OFFSET}	All zeroes input	-	_	1	LSB	Polarity set by Source or Sink
SID321	IDAC _{GAIN}	Full-scale error less offset	_	_	±15	%	LSB = 2.4-µA typ.
SID322	IDAC _{MISMATCH1}	Mismatch between IDAC1 and IDAC2 in Low mode	_	_	9.2	LSB	LSB = 37.5-nA typ.
SID322A	IDAC _{MISMATCH2}	Mismatch between IDAC1 and IDAC2 in Medium mode	-	-	6	LSB	LSB = 300-nA typ.
SID322B	IDAC _{MISMATCH3}	Mismatch between IDAC1 and IDAC2 in High mode	_	-	5.8	LSB	LSB = 2.4-µA typ.
SID323	IDAC _{SET8}	Settling time to 0.5 LSB for 8-bit IDAC	_	-	10	μs	Full-scale transition. No external load.
SID324	IDAC _{SET7}	Settling time to 0.5 LSB for 7-bit IDAC	_	_	10	μs	Full-scale transition. No external load.
SID325	CMOD	External modulator capacitor.	_	2.2	_	nF	5-V rating, X7R or NP0 cap.



Table 18. CSD ADC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
CSDv2 ADO	C Specifications						
SIDA94	A_RES	Resolution	_	-	10	bits	Auto-zeroing is required every millisecond
SID95	A_CHNLS_S	Number of channels - single ended	-	_	_	16	_
SIDA97	A-MONO	Monotonicity	-	_	Yes	-	V _{REF} mode
SIDA98	A_GAINERR_VREF	Gain error	_	0.6	_	%	Reference Source: SRSS (V_{REF} = 1.20 V, V_{DDA} < 2.2 V), (V_{REF} = 1.6 V, 2.2 V < V_{DDA} < 2.7 V), (V_{REF} = 2.13 V, V_{DDA} > 2.7 V)
SIDA98A	A_GAINERR_VDDA	Gain error	_	0.2	_	%	Reference Source: SRSS (V_{REF} =1.20 V, V_{DDA} < 2.2V), (V_{REF} =1.6 V, 2.2 V < V_{DDA} < 2.7 V), (V_{REF} = 2.13 V, V_{DDA} > 2.7 V)
SIDA99	A_OFFSET_VREF	Input offset voltage	-	0.5	_	LSb	After ADC calibration, Ref. Src = SRSS, (V_{REF} = 1.20 V, V_{DDA} < 2.2 V), (V_{REF} = 1.6 V, 2.2 V < V_{DDA} < 2.7 V), (V_{REF} = 2.13 V, V_{DDA} > 2.7 V)
SIDA99A	A_OFFSET_VDDA	Input offset voltage	-	0.5	_	LSb	After ADC calibration, Ref. Src = SRSS, (V_{REF} = 1.20 V, V_{DDA} < 2.2 V), (V_{REF} = 1.6 V, 2.2 V < V_{DDA} < 2.7 V), (V_{REF} = 2.13 V, V_{DDA} > 2.7 V)
SIDA100	A_ISAR_VREF	Current consumption	_	0.3	_	mA	CSD ADC Block current
SIDA100A	A_ISAR_VDDA	Current consumption	_	0.3	_	mA	CSD ADC Block current
SIDA101	A_VINS_VREF	Input voltage range - single ended	V _{SSA}	_	V _{REF}	V	(V _{REF} = 1.20 V, V _{DDA} < 2.2 V), (V _{REF} = 1.6 V, 2.2 V < V _{DDA} < 2.7 V), (V _{REF} = 2.13 V, V _{DDA} > 2.7 V)
SIDA101A	A_VINS_VDDA	Input voltage range - single ended	V _{SSA}	-	V _{DDA}	V	(V _{REF} = 1.20 V, V _{DDA} < 2.2 V), (V _{REF} = 1.6 V, 2.2 V < V _{DDA} < 2.7 V), (V _{REF} = 2.13 V, V _{DDA} > 2.7 V)
SIDA103	A_INRES	Input charging resistance	_	15	_	kΩ	_
SIDA104	A_INCAP	Input capacitance	_	41	_	pF	_
SIDA106	A_PSRR	Power supply rejection ratio (DC)	_	60	_	dB	_
SIDA107	A_TACQ	Sample acquisition time	-	10	-	μs	Measured with $50-\Omega$ source impedance. 10 μs is default software driver acquisition time setting. Settling to within 0.05%.
SIDA108	A_CONV8	Conversion time for 8-bit resolution at conversion rate = Fhclk / (2"(N + 2)). Clock frequency = 50 MHz.	-	25	_	μs	Does not include acquisition time.
SIDA108A	A_CONV10	Conversion time for 10-bit resolution at conversion rate = Fhclk / (2"(N + 2)). Clock frequency = 50 MHz.	_	60	_	μs	Does not include acquisition time.





Table 18. CSD ADC Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SIDA109	A_SND_VRE	Signal-to-noise and Distortion ratio (SINAD)	_	57	1	dB	Measured with 50-Ω source impedance
SIDA109A	A_SND_VDDA	Signal-to-noise and Distortion ratio (SINAD)	_	52	_	dB	Measured with 50-Ω source impedance
SIDA111	A_INL_VREF	Integral non-linearity. 11.6 ksps	_	1	2	LSB	Measured with 50- Ω source impedance
SIDA111A	A_INL_VDDA	Integral non-linearity. 11.6 ksps	_	1	2	LSB	Measured with 50- Ω source impedance
SIDA112	A_DNL_VREF	Differential non-linearity. 11.6 ksps	_	1	1	LSB	Measured with 50- Ω source impedance
SIDA112A	A_DNL_VDDA	Differential non-linearity. 11.6 ksps	_	1	1	LSB	Measured with 50-Ω source impedance



Digital Peripherals

Timer/Counter/PWM

Table 19. Timer/Counter/PWM (TCPWM) Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.TCPWM.1	I _{TCPWM1}	Block current consumption at 8 MHz	-	_	70	μA	All modes (TCPWM)
SID.TCPWM.2	I _{TCPWM2}	Block current consumption at 24 MHz	-	_	180	μA	All modes (TCPWM)
SID.TCPWM.2A	I _{TCPWM3}	Block current consumption at 50 MHz	_	_	270	μΑ	All modes (TCPWM)
SID.TCPWM.2B	I _{TCPWM4}	Block current consumption at 100 MHz	_	1	540	μA	All modes (TCPWM)
SID.TCPWM.3	TCPWM _{FREQ}	Operating frequency	_	_	100	MHz	Maximum = 100 MHz
SID.TCPWM.4	TPWM _{ENEXT}	Input trigger pulse width for all trigger events	2/Fc	ı	_	ns	Trigger Events can be Stop, Start, Reload, Count, Capture, or Kill depending on which mode of operation is selected.
SID.TCPWM.5	TPWM _{EXT}	Output trigger pulse widths	1.5/Fc	ı	_	ns	Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) trigger outputs
SID.TCPWM.5A	TC _{RES}	Resolution of counter	1/Fc	-	_	ns	Minimum time between successive counts
SID.TCPWM.5B	PWM _{RES}	PWM resolution	1/Fc	1	-	ns	Minimum pulse width of PWM output
SID.TCPWM.5C	Q _{RES}	Quadrature inputs resolution	2/Fc	-	_	ns	Minimum pulse width between Quadrature phase inputs. Delays from pins should be similar.

Serial Communication Block (SCB)

Table 20. Serial Communication Block (SCB) Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
Fixed I ² C DC S	pecifications			•	•	•	
SID149	I _{I2C1}	Block current consumption at 100 kHz	-	_	30	μA	_
SID150	I _{I2C2}	Block current consumption at 400 kHz	_	_	80	μA	_
SID151	I _{I2C3}	Block current consumption at 1 Mbps	_	_	180	μA	_
SID152	I _{I2C4}	I ² C enabled in Deep Sleep mode	_	_	1.7	μA	At 60°C.
Fixed I ² C AC S	pecifications		•	•	•	•	
SID153	F _{I2C1}	Bit Rate	_	_	1	Mbps	_
Fixed UART DO	C Specifications			•	•	•	
SID160	I _{UART1}	Block current consumption at 100 kbps	_	_	30	μA	_
SID161	I _{UART2}	Block current consumption at 1000 kbps	_	_	180	μA	_
Fixed UART AC	C Specifications			•	•	•	
SID162A	F _{UART1}	Bit Rate	-	_	3	Mbps	ULP Mode
SID162B	F _{UART2}	- DIL Rate	_	-	8		LP Mode
Fixed SPI DC S		•	•	•	•	•	
SID163	I _{SPI1}	Block current consumption at 1 Mbps	_	_	220	μA	_
SID164	I _{SPI2}	Block current consumption at 4 Mbps	_	-	340	μA	-

ADVANCE





Table 20. Serial Communication Block (SCB) Specifications (continued)

Parameter	Description	Min	Тур	Max	Units	Details / Conditions
I _{SPI3}	Block current consumption at 8 Mbps	_	_	360	μΑ	_
I _{SP14}	Block current consumption at 25 Mbps	_	-	800	μΑ	_
ecifications for l	LP Mode (1.1 V) unless noted otherwise.				•	
F _{SPI}	SPI Operating frequency externally clocked slave	-	_	25	MHz	12-MHz max for ULP (0.9 V) mode
F _{SPI_EXT}	SPI operating frequency master (F _{scb} is SPI clock).	-	_	F _{scb} /4	MHz	F _{scb} max is 100 MHz in LP (1.1 V) mode, 25 MHz in ULP mode.
F _{SPI_IC}	SPI slave internally clocked	-	_	15	MHz	5 MHz max for ULP (0.9 V) mode
r mode AC Spec	ifications for LP Mode (1.1 V) unless noted	d othe	rwise.	•	,	
T _{DMO}	MOSI valid after SClock driving edge	_	_	12	ns	20 ns max for ULP (0.9 V) mode
T _{DSI}	MISO valid before SClock capturing edge	5	-	_	ns	Full clock, late MISO sampling
T _{HMO}	MOSI data hold time	0	_	_	ns	Referred to Slave capturing edge
mode AC Specif	ications for LP Mode (1.1 V) unless noted	other	wise.		•	
T _{DMI}	MOSI valid before Sclock capturing edge	5	_	_	ns	_
T _{DSO_EXT}	MISO valid after Sclock driving edge in Ext. Clk. mode	-	_	20	ns	35 ns max. for ULP (0.9 V) mode
T _{DSO}	MISO valid after Sclock driving edge in Internally Clk. mode	-	_	TDSO _EXT + 3 * Tscb	ns	Tscb is Serial Comm. Block clock period.
T _{DSO}	MISO Valid after Sclock driving edge in Internally Clk. Mode with median filter enabled.	_	_	TDSO _EXT + 4 * Tscb	ns	Tscb is Serial Comm. Block clock period.
T _{HSO}	Previous MISO data hold time	5	_	_	ns	_
TSSEL _{SCK1}	SSEL Valid to first SCK valid edge	65	_	-	ns	_
TSSEL _{SCK2}	SSEL Hold after Last SCK valid edge	65	_	_	ns	_
	Ispi3 Ispi4 Decifications for I FSPI FSPI_EXT FSPI_IC T mode AC Spec TDMO TDSI THMO TDSO_EXT TDSO TDSO THSO TSSELSCK1	Ispi3 Block current consumption at 8 Mbps Ispi4 Block current consumption at 25 Mbps B	I _{SPI3} Block current consumption at 8 Mbps - I _{SP14} Block current consumption at 25 Mbps - I _{SP14} Block current consumption at 25 Mbps - I _{SP14} Block current consumption at 25 Mbps - I _{SP16} Considerating frequency externally clocked - I _{SP1} SPI Operating frequency externally clocked - I _{SP16} SPI operating frequency master (F _{Scb} is SPI clock). - I _{SP16} SPI slave internally clocked - I _{SP16} SPI slave internally clocked - I _{SP16} T _{SP16} MISO valid after SClock driving edge - I _{SP16} MISO valid before SClock capturing edge 5	IsPI3	Isp13 Block current consumption at 8 Mbps - - 360 Isp14 Block current consumption at 25 Mbps - - 800 Isp14 Block current consumption at 25 Mbps - - 800 Isp14 Block current consumption at 25 Mbps - - 800 Isp14 Block current consumption at 25 Mbps - - 800 Isp14 Block current consumption at 25 Mbps - - 800 Isp14 Block current consumption at 25 Mbps - - 800 Isp14 Block current consumption at 25 Mbps - - 25 Isp15 SPI Operating frequency master (Fsch is SPI Clock). - - Isp16 SPI operating frequency master (Fsch is SPI clock). - - Isp16 SPI slave internally clocked - - Isp16 MOSI valid after SClock driving edge - - Isp17 Tomode AC Specifications for LP Mode (1.1 V) unless noted otherwise. Isp18 MOSI data hold time 0 - - Ithmo MOSI data hold time 0 - - Ithmo MOSI valid after Sclock driving edge in Ext. - - 20 Isp26 MISO valid after Sclock driving edge in Ext. - - 20 Internally Clk. mode - TDSO	Isp13 Block current consumption at 8 Mbps - - 360 µA Isp14 Block current consumption at 25 Mbps - - 800 µA Pectifications for LP Mode (1.1 V) unless noted otherwise. FSPI



LCD Specifications

Table 21. LCD Direct Drive DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID154	I _{LCDLOW1}	Operating current with 100-kHz LCD block clock in ULP mode in Deep Sleep	I	90	1	μA	32×4 small display. 30-Hz . PWM mode. Slow slew rate. $460\ \text{k}\Omega$ series resistors
SID154A	I _{LCDLOW2}	Operating current with 32- kHz LCD block clock in ULP mode in Deep Sleep	-	50	-	μA	32×4 small display. 30-Hz . PWM mode. Slow slew rate. $460\ \text{k}\Omega$ series resistors
SID155	C _{LCDCAP}	LCD capacitance per segment/common driver	-	500	5000	pF	_
SID156	LCD _{OFFSET}	Long-term segment offset	_	20	_	mV	_
SID157	I _{LCDOP1}	PWM Mode current. 3.3 V bias. 8 MHz IMO. 25°C.	-	0.6	-	l mA	32 × 4 segments 50 Hz
SID158	I _{LCDOP2}	PWM Mode current. 3.3 V bias. 8 MHz IMO. 25°C.	-	0.5		ımΔ	32 × 4 segments 50 Hz

Table 22. LCD Direct Drive AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID159	F _{LCD}	LCD frame rate	10	50	150	Hz	_



Page 45 of 63

Memory

Flash Specifications^[3]

Table 23. Flash Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
Flash DC Sp	ecifications	1					
SID173	VPE	Erase and program voltage	1.71	_	3.6	V	_
SID173A	IPE	Erase and Program current	-	_	6	mA	
Flash AC Sp	ecifications						
SID174	T _{ROWWRITE}	Row (Block) write time (erase and program)	-	-	16	ms	Row (Block) = 512 bytes
SID175	T _{ROWERASE}	Row erase time	-	_	11	ms	-
SID176	T _{ROWPROGRAM}	Row program time after erase	-	_	5	ms	-
SID178	T _{BULKERASE}	Bulk erase time (1024 KB)	-	_	11	ms	-
SID179	T _{SECTORERASE}	Sector erase time (256 KB)	-	_	11	ms	512 rows per sector
SID178S	T _{SSERIAE}	Sub-sector erase time	-	_	11	ms	8 rows per sub-sector
SID179S	T _{SSWRITE}	Sub-sector write time; 1 erase plus 8 program times	-	_	51	ms	_
SID180S	T _{SWRITE}	Sector write time; 1 erase plus 512 program times	-	_	2.6	seconds	_
SID180	T _{DEVPROG}	Total device program time	-	_	15	seconds	-
SID181	F _{END}	Flash endurance	100K	_	_	cycles	-
SID182	F _{RET1}	Flash retention. Ta ≤ 25°C, 100K P/E cycles	10	_	_	years	-
SID182A	F _{RET2}	Flash retention. Ta ≤ 85°C, 10K P/E cycles	10	_	-	years	-
SID182B	F _{RET3}	Flash retention. Ta ≤ 55°C, 20K P/E cycles	20	_	-	years	_
SID256	T _{WS100}	Number of Wait states at 100 MHz	3	_	-		_
SID257	T _{WS50}	Number of Wait states at 50 MHz	2	_	_		_

Note

^{3.} It can take as much as 16 milliseconds to write to flash. During this time, the device should not be reset, or flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.



System Resources

Table 24. System Resources

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
Power-On-F	Reset with Brown	out DC Specifications	•				
Precise POI	R (PPOR)						
SID190	V _{FALLPPOR}	BOD trip voltage in Active and Sleep modes. V _{DDD} .	1.54	_	_	V	BOD Reset guaranteed for levels below 1.54 V
SID192	V _{FALLDPSLP}	BOD trip voltage in Deep Sleep. V _{DDD} .	1.54	_	_	V	-
SID192A	V _{DDRAMP}	Maximum power supply ramp rate (any supply)	_	_	100	mV/µs	Active mode
POR with B	rown-out AC Spe	cification		•	•	•	
SID194A	V _{DDRAMP_DS}	Maximum power supply ramp rate (any supply) in Deep Sleep	_	_	10	mV/µs	BOD operation guaranteed
Voltage Mor	nitors DC Specific	cations		,			
SID195R	V _{HVD0}	_	1.18	1.23	1.27	V	_
SID195	V _{HVDI1}	-	1.38	1.43	1.47	V	-
SID196	V _{HVDI2}	-	1.57	1.63	1.68	V	-
SID197	V _{HVDI3}	-	1.76	1.83	1.89	V	-
SID198	V _{HVDI4}	-	1.95	2.03	2.1	V	-
SID199	V _{HVDI5}	-	2.05	2.13	2.2	V	-
SID200	V _{HVDI6}	-	2.15	2.23	2.3	V	-
SID201	V _{HVDI7}	-	2.24	2.33	2.41	V	-
SID202	V _{HVDI8}	-	2.34	2.43	2.51	V	-
SID203	V _{HVDI9}	-	2.44	2.53	2.61	V	-
SID204	V _{HVDI10}	-	2.53	2.63	2.72	V	-
SID205	V _{HVDI11}	-	2.63	2.73	2.82	V	-
SID206	V _{HVDI12}	-	2.73	2.83	2.92	V	-
SID207	V _{HVDI13}	-	2.82	2.93	3.03	V	-
SID208	V _{HVDI14}	_	2.92	3.03	3.13	V	_
SID209	V _{HVDI15}	_	3.02	3.13	3.23	V	_
SID211	LVI_IDD	Block current	-	5	15	μA	_
Voltage Mor	nitors AC Specific	cation					
SID212	T _{MONTRIP}	Voltage monitor trip time	_	_	170	ns	_



SWD Interface

Table 25. SWD and Trace Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions				
SWD and To	SWD and Trace Interface										
SID214	F_SWDCLK2	1.7 V ≤ V _{DDD} ≤ 3.6 V	_	_	25	MHz	LP Mode. V _{CCD} = 1.1 V.				
SID214L	F_SWDCLK2L	1.7 V≤ V _{DDD} ≤ 3.6 V	_	_	12	MHz	ULP Mode. V _{CCD} = 0.9 V.				
SID215	T_SWDI_SETUP	T = 1/f SWDCLK	0.25 * T	_	_	ns	-				
SID216	T_SWDI_HOLD	T = 1/f SWDCLK	0.25 * T	_	_	ns	-				
SID217	T_SWDO_VALID	T = 1/f SWDCLK	-	_	0.5 * T	ns	_				
SID217A	T_SWDO_HOLD	T = 1/f SWDCLK	1	_	_	ns	-				
SID214T	F_TRCLK_LP1	With Trace Data setup/hold times of 2/1 ns respectively	_	_	50	MHz	LP Mode. V _{DD} = 1.1 V.				
SID215T	F_TRCLK_LP2	With Trace Data setup/hold times of 3/2 ns respectively	_	_	50	MHz	LP Mode. V _{DD} = 1.1 V.				
SID216T	F_TRCLK_ULP	With Trace Data setup/hold times of 3/2 ns respectively	-	-	20	MHz	ULP Mode. V _{DD} = 0.9 V.				

Internal Main Oscillator

Table 26. IMO DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID218	I _{IMO1}	IMO operating current at 8 MHz	-	9	15	μA	_

Table 27. IMO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID223	F _{IMOTOL1}	Frequency variation centered on 8 MHz	-	_	±2	%	-
SID227	T _{JITR}	Cycle-to-Cycle and Period jitter	-	250	-	ps	_

Internal Low-Speed Oscillator

Table 28. ILO DC Specification

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID231	I _{ILO2}	ILO operating current at 32 kHz	-	0.3	0.7	μΑ	=

Table 29. ILO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID234	T _{STARTILO1}	ILO startup time	-	-	7	μs	Startup time to 95% of final frequency
SID236	TLIODUTY	ILO Duty cycle	45	50	55	%	_
SID237	F _{ILOTRIM1}	32 kHz trimmed frequency	28.8	32	35.2	kHz	±10% variation

Document Number: 002-26168 Rev. ** Page 47 of 63



Crystal Oscillator Specifications

Table 30. ECO Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions				
MHz ECO	MHz ECO DC Specifications										
SID316	I _{DD_MHz}	Block operating current with Cload up to 18 pF	-	800	1600	μΑ	Max = 33 MHz, Type = 16 MHz				
MHz ECO	AC Specifications										
SID317	F_MHz	Crystal frequency range	4	_	35	MHz	-				
kHz ECO [kHz ECO DC Specification										
SID318	I _{DD_kHz}	Block operating current with 32-kHz crystal	_	0.38	1	μΑ	-				
SID321E	ESR32K	Equivalent series resistance	-	80	_	kΩ	-				
SID322E	PD32K	Drive level	_	_	1	μW	-				
kHz ECO A	C Specification										
SID319	F_kHz	32 kHz trimmed frequency	_	32.768	_	kHz	_				
SID320	Ton_kHz	Startup time	-	_	500	ms	_				
SID320E	F _{TOL32K}	Frequency tolerance	-	50	250	ppm	_				

External Clock Specifications

Table 31. External Clock Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID305	EXTCLK _{FREQ}	External clock input frequency	0	-	100	MHz	_
SID306	EXTCLK _{DUTY}	Duty cycle; measured at V _{DD} /2	45	-	55	%	_

PLL Specifications

Table 32. PLL Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID305P	PLL_LOCK	Time to achieve PLL lock	-	16	35	μs	_
SID306P	PLL_OUT	Output frequency from PLL block	_	_	150	MHz	_
SID307P	PLL_IDD	PLL current	_	0.55	1.1	mA	Typ. at 100 MHz out.
SID308P	PLL_JTR	Period jitter	_	-	150	ps	100 MHz output frequency

Table 33. Clock Source Switching Time

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID262	TCLK _{SWITCH}	Clock switching from clk1 to clk2 in clock periods; for example, from IMO (clk1) to FLL (clk2).	ı	-	4 clk1 + 3 clk2	periods	-

Document Number: 002-26168 Rev. ** Page 48 of 63



FLL Specifications

Table 34. Frequency Locked Loop (FLL) Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions				
Frequency L	requency Locked Loop (FLL) Specifications										
SID450	FLL_RANGE	Input frequency range.	0.001	_	100	MHz	Lower limit allows lock to USB SOF signal (1 kHz). Upper limit is for External input.				
SID451	FLL_OUT_DIV2	Output frequency range. V _{CCD} = 1.1 V	24.00	_	100.00	MHz	Output range of FLL divided-by-2 output				
SID451A	FLL_OUT_DIV2	Output frequency range. V _{CCD} = 0.9 V	24.00	_	50.00	MHz	Output range of FLL divided-by-2 output				
SID452	FLL_DUTY_DIV2	Divided-by-2 output; High or Low	47.00	_	53.00	%	_				
SID454	FLL_WAKEUP	Time from stable input clock to 1% of final value on Deep Sleep wakeup	_	-	7.50	μs	With IMO input, less than 10 °C change in temperature while in Deep Sleep, and Fout ≥ 50 MHz.				
SID455	FLL_JITTER	Period jitter (1 sigma) at 100 MHz	_	_	35.00	ps	50 ps at 48 MHz, 35 ps at 100 MHz				
SID456	FLL_CURRENT	CCO + Logic current	_	_	5.50	μΑ/MHz	_				

USB

Table 35. USB Specifications (USB requires LP Mode 1.1-V internal supply)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
USB Block S	pecifications			•	•		
SID322U	Vusb_3.3 Device supply for USB operation 3.15 - 3.6		3.6	V	USB Configured, USB Reg. bypassed		
SID323U	Vusb_3.3	Device supply for USB operation (functional operation only)	2.85 – 3.6		V	USB Configured, USB Reg. bypassed	
SID325U	lusb_config	Device supply current in Active mode	_	8	_	mA	VDDD = 3.3 V
SID328	Isub_suspend	Device supply current in Sleep mode	eep mode – 0.5 –		_	mA	VDDD = 3.3 V, PICU wakeup
SID329	Isub_suspend	Device supply current in Sleep mode	_	0.3	_	mA	VDDD = 3.3 V, Device disconnected
SID330U	USB_Drive_Res	USB driver impedance	28	_	44	Ω	Series resistors are on chip
SID332U	USB_Pullup_Idle	Idle mode range	900	_	1575	Ω	Bus idle
SID333U	USB_Pullup	Active mode	1425	_	3090	Ω	Upstream device trans- mitting



Table 36. QSPI Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SMIF QSPI Sp	ecifications. All	specs with 15-pF load.					
SID390Q	Fsmifclock	SMIF QSPI output clock frequency	_	_	80	MHz	LP mode (1.1 V)
SID390QU	Fsmifclocku	SMIF QSPI output clock frequency	50		50	MHz	ULP mode (0.9 V). Guaranteed by Char.
SID397Q	ldd_qspi	Block current in LP mode (1.1 V)	_	_	1900	μΑ	LP mode (1.1 V)
SID398Q	ldd_qspi_u	Block current in ULP mode (0.9 V)	_	_	590	μΑ	ULP mode (0.9 V)
SID391Q	Tsetup	Input data set-up time with respect to clock capturing edge	4.5	_	_	ns	_
SID392Q	Tdatahold	Input data hold time with respect to clock capturing edge	0	_	_	ns	_
SID393Q	Tdataoutvalid	Output data valid time with respect to clock falling edge	-	_	3.7	ns	_
SID394Q	Tholdtime	Output data hold time with respect to clock rising edge	3	_	_	ns	_
SID395Q	Tseloutvalid	Output Select valid time with respect to clock rising edge	-	-	7.5	ns	_
SID396Q	Tselouthold	Output Select hold time with respect to clock rising edge	Tsclk	-	_	ns	Tsclk = Fsmifclk cycle time

Smart I/O

Table 37. Smart I/O Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID420	SMIO_BYP	Smart I/O bypass delay	_	-	2	ns	_
SID421	SMIO_LUT	Smart I/O LUT prop delay	_	8	_	ns	-

SDHC and eMMC

Table 38. SDHC and eMMC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SDHC and eM	IMC Specification	ns (Block Clock must be divided by 2	or moi	re whe	en use	d as so	ource in DDR modes)
SID_SD390	SD_DS	I/O drive select	8	_	8	mA	drive_sel = '00' for all modes
SID_SD391	SD_TR	Input transition time	0.7	_	3	ns	_
SD:DS Timing	•						
SID_SD392	SD_CLK	Interface clock period (LP mode)	_	_	25	MHz	(40 ns period)
SID_SD393	SD_CLK	Interface clock period (ULP mode)	_	_	8	MHz	(125 ns period)
SID_SD394	SD_DCMD_CL	I/O loading at DATA/CMD pins	30	_	30	pF	_
SID_SD395	SD_CLK_CL	I/O loading at CLK pins	30	_	30	pF	_
SID_SD396	SD_TS_OUT	Output: Setup time of CMD/DAT prior to CLK	5.1	-	_	ns	-
SID_SD397	SD_HLD_OUT	Output: Hold time of CMD/DAT after CLK	5.1	_	_	ns	_
SID_SD398	SD_TS_IN	Input: Setup time of CMD/DAT prior to CLK (LP mode)	24	_	_	ns	_
SID_SD399	SD_TS_IN	Input: Setup time of CMD/DAT prior to CLK (ULP mode)	109	_	_	ns	_



Table 38. SDHC and eMMC Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID_SD400	SD_HLD_IN	Input: Hold time of CMD/DAT after CLK	0	_	_	ns	-
SD:HS Timing							
SID_SD401	SD_CLK	Interface clock period (LP mode)	_	_	45	MHz	(20 ns period)
SID_SD402	SD_CLK	Interface clock period (ULP mode)	_	_	16	MHz	(62.5 ns period)
SID_SD403	SD_DCMD_CL	I/O loading at DATA/CMD pins	30	-	30	pF	-
SID_SD404	SD_CLK_CL	I/O loading at CLK pins	30	_	30	pF	-
SID_SD405	SD_TS_OUT	Output: Setup time of CMD/DAT prior to CLK	6.1	-	_	ns	-
SID_SD406	SD_HLD_OUT	Output: Hold time of CMD/DAT after CLK	2.1	_	_	ns	-
SID_SD407	SD_TS_IN	Input: Setup time of CMD/DAT prior to CLK (LP mode)	5.8	-	ı	ns	_
SID_SD408	SD_TS_IN	Input: Setup time of CMD/DAT prior to CLK (ULP mode)	48	-	1	ns	_
SID_SD409	SD_HLD_IN	Input: Hold time of CMD/DAT after CLK	2.5	_	-	ns	_
SD:SDR-12 Tim	ing						
SID_SD410	SD_CLK	Interface clock period (LP mode)	_	_	25	MHz	(40 ns period)
SID_SD411	SD_CLK	Interface clock period (ULP mode)	_	_	8	MHz	(125 ns period)
SID_SD412	SD_CLK_DC	Duty cycle of output CLK	30	_	70	%	_
SID_SD413	SD_DCMD_CL	I/O loading at DATA/CMD pins	30	-	30	pF	_
SID_SD414	SD_CLK_CL	I/O loading at CLK pins	30	_	30	pF	_
SID_SD415	SD_TS_OUT	Output: Setup time of CMD/DAT prior to CLK	3.1	-	_	ns	-
SID_SD416	SD_HLD_OUT	Output: Hold time of CMD/DAT after CLK	0.9	-	-	ns	-
SID_SD417	SD_TS_IN	Input: Setup time of CMD/DAT prior to CLK (LP mode)	24	-	-	ns	_
SID_SD418	SD_TS_IN	Input: Setup time of CMD/DAT prior to CLK (ULP mode)	109	-	İ	ns	_
SID_SD419	SD_HLD_IN	Input: Hold time of CMD/DAT after CLK	1.5	-	ı	ns	_
SD:SDR-25 Tim	ing						
SID_SD420	SD_CLK	Interface clock period (LP mode)	ı	-	50	MHz	(20 ns period)
SID_SD421	SD_CLK	Interface clock period (ULP mode)	-	_	16	MHz	(62.5 ns period)
SID_SD422	SD_CLK_DC	Duty cycle of output CLK	30	_	70	%	-
SID_SD423	SD_DCMD_CL	I/O loading at DATA/CMD pins	30	_	30	pF	
SID_SD424	SD_CLK_CL	I/O loading at CLK pins	30	_	30	pF	-
SID_SD425	SD_TS_OUT	Output: Setup time of CMD/DAT prior to CLK	3.1	_	_	ns	_
SID_SD426	SD_HLD_OUT	Output: Hold time of CMD/DAT after CLK	0.9	_	-	ns	-
SID_SD427	SD_TS_IN	Input: Setup time of CMD/DAT prior to CLK (LP mode)	5.8	_	_	ns	_
SID_SD428	SD_TS_IN	Input: Setup time of CMD/DAT prior to CLK (ULP mode)	46	_	_	ns	_
SID_SD429	SD_HLD_IN	Input: Hold time of CMD/DAT after CLK	1.5	_	-	ns	-
SD:SDR-50 Tim	ing						



Table 38. SDHC and eMMC Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID_SD430	SD_CLK	Interface clock period (LP mode)	_	_	80	MHz	(12.5 ns period)
SID_SD431	SD_CLK	Interface clock period (ULP mode)	-	-	32	MHz	(31.25 ns period)
SID_SD432	SD_CLK_DC	Duty cycle of output CLK	30	-	70	%	-
SID_SD433	SD_DCMD_CL	I/O loading at DATA/CMD pins	20	-	20	pF	-
SID_SD434	SD_CLK_CL	I/O loading at CLK pins	20	-	20	pF	-
SID_SD435	SD_TS_OUT	Output: Setup time of CMD/DAT prior to CLK	3.1	-	_	ns	-
SID_SD436	SD_HLD_OUT	Output: Hold time of CMD/DAT after CLK	0.9	_	_	ns	-
SID_SD437	SD_TS_IN	Input: Setup time of CMD/DAT prior to CLK (LP mode)	4.8	-	_	ns	-
SID_SD438	SD_TS_IN	Input: Setup time of CMD/DAT prior to CLK (ULP mode)	23	-	_	ns	-
SID_SD439	SD_HLD_IN	Input: Hold time of CMD/DAT after CLK	1.5	-	1	ns	-
SD:DDR-50 Tim	ning					•	
SID_SD440	SD_CLK	Interface clock period (LP mode)	_	_	40	MHz	(25 ns period).
SID_SD441	SD_CLK	Interface clock period (ULP mode)	_	_	16	MHz	(62.5 ns period)
SID_SD442	SD_CLK_DC	Duty cycle of output CLK	45	_	55	%	_
SID_SD443	SD_DCMD_CL	I/O loading at DATA/CMD pins	30	_	30	pF	_
SID_SD444	SD_CLK_CL	I/O loading at CLK pins	30	_	30	pF	_
SID_SD445	SD_TS_OUT	Output: Setup time of CMD/DAT prior to CLK	3.1	-	_	ns	-
SID_SD446	SD_HLD_OUT	Output: Hold time of CMD/DAT after CLK	0.9	_	_	ns	_
SID_SD447	SD_TS_IN	Input: Setup time of CMD/DAT prior to CLK (LP mode)	5.3	-	_	ns	-
SID_SD448	SD_TS_IN	Input: Setup time of CMD/DAT prior to CLK (ULP mode)	24	-	_	ns	-
SID_SD449	SD_HLD_IN	Input: Hold time of CMD/DAT after CLK	1.5	_	-	ns	-
eMMC:BWC Tir	ning					•	
SID_SD450	SD_CLK	Interface clock period (LP mode)	_	_	26	MHz	(38.4 ns period)
SID_SD451	SD_CLK	Interface clock period (ULP mode)	_	_	8	MHz	(125 ns period)
SID_SD452	SD_DCMD_CL	I/O loading at DATA/CMD pins	30	_	30	pF	-
SID_SD453	SD_CLK_CL	I/O loading at CLK pins	30	-	30	pF	-
SID_SD454	SD_TS_OUT	Output: Setup time of CMD/DAT prior to CLK	3.1	-	_	ns	-
SID_SD455	SD_HLD_OUT	Output: Hold time of CMD/DAT after CLK	3.1	_	_	ns	_
SID_SD456	SD_TS_IN	Input: Setup time of CMD/DAT prior to CLK (LP mode)	9.7	-	-	ns	-
SID_SD457	SD_TS_IN	Input: Setup time of CMD/DAT prior to CLK (ULP mode)	96	-	_	ns	-
SID_SD458	SD_HLD_IN	Input: Hold time of CMD/DAT after CLK	8.3	_	_	ns	_
eMMC:SDR Tim	ning						
SID_SD459	SD_CLK	Interface clock period (LP mode)	_	_	52	MHz	(19.2 ns period)
SID_SD460	SD_CLK	Interface clock period (ULP mode)	_	_	16	MHz	(62.5 ns period)



Table 38. SDHC and eMMC Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID_SD461	SD_DCMD_CL	I/O loading at DATA/CMD pins	30	_	30	pF	-
SID_SD462	SD_CLK_CL	I/O loading at CLK pins	30	_	30	pF	-
SID_SD463	SD_TS_OUT	Output: Setup time of CMD/DAT prior to CLK	3.1	-	-	ns	_
SID_SD464	SD_HLD_OUT	Output: Hold time of CMD/DAT after CLK	3.1	-	_	ns	-
SID_SD465	SD_TS_IN	Input: Setup time of CMD/DAT prior to CLK (LP mode)	5.3	_	_	ns	-
SID_SD466	SD_TS_IN	Input: Setup time of CMD/DAT prior to CLK (ULP mode)	48	ı	ı	ns	_
SID_SD467	SD_HLD_IN	Input: Hold time of CMD/DAT after CLK	2.5	_	_	ns	-
eMMC:DDR Tin	ning						
SID_SD468	SD_CLK	Interface clock period (LP mode)	_	_	TBD	MHz	-
SID_SD469	SD_CLK	Interface clock period (ULP mode)	_	-	16	MHz	(62.5 ns period)
SID_SD470	SD_CLK_DC	Dutycycle requirement at output CLK	45	-	55	%	-
SID_SD471	SD_DCMD_CL	I/O loading at DATA/CMD pins	20	-	20	pF	-
SID_SD472	SD_CLK_CL	I/O loading at CLK pins	20	-	20	pF	-
SID_SD473	SD_TS_OUT	Output: Setup time of CMD/DAT prior to CLK	2.6	_	_	ns	-
SID_SD474	SD_HLD_OUT	Output: Hold time of CMD/DAT after CLK	TBD	_	_	ns	-
SID_SD475	SD_TS_IN	Input: Setup time of CMD/DAT prior to CLK (LP mode)	TBD	ı	-	ns	_
SID_SD476	SD_TS_IN	Input: Setup time of CMD/DAT prior to CLK (ULP mode)	TBD	_	-	ns	_
SID_SD477	SD_HLD_IN	Input: Hold time of CMD/DAT after CLK	1.5	_	_	ns	-
SID400SD	IDD_SD_1	SDHC block current consumption at 100 MHz	TBD	-		ns	SDR-50
SID401SD	IDD_SD_2	SDHC block current consumption at 50 MHz	TBD	_	_	ns	SDR-25

JTAG Boundary Scan

Table 39. JTAG Boundary Scan

	,										
Sp	ec ID#	Parameter	Description	Min	Тур	Max	Units				
JTAG Bou	JTAG Boundary Scan Parameters										
JTAG Bou	ndary Scan Pa	arameters for 1.1 V (LP) Mode Ope	ration:								
SID468	TCKLOW	TCK LOW	52	_	_	ns	-				
SID469	TCKHIGH	TCK HIGH	10	_	_	ns	-				
SID470	TCK_TDO	TCK falling edge to output valid		_	40	ns	-				
SID471	TSU_TCK	Input valid to TCK rising edge	12	_	-	ns	-				
SID472	TCk_THD	Input hold time to TCK rising edge	10	_	-	ns	-				
SID473	TCK_TDOV	TCK falling edge to output valid (High-Z to Active).	40	_	_	ns	_				
SID474	TCK_TDOZ	TCK falling edge to output valid (Active to High-Z).	40	_	_	ns	_				





Table 39. JTAG Boundary Scan (continued)

Sp	ec ID#	Parameter	Description	Min	Тур	Max	Units		
JTAG Boundary Scan Parameters for 0.9 V (ULP) Mode Operation:									
SID468A	TCKLOW	TCK low	102	_	_	ns	-		
SID469A	TCKHIGH	TCK high	20	-	_	ns	-		
SID470A	TCK_TDO	TCK falling edge to output valid		_	80	ns	-		
SID471A	TSU_TCK	Input valid to TCK rising edge	22	-	_	ns	-		
SID472A	TCk_THD	Input hold time to TCK rising edge	20	_	_	ns	-		
SID473A	TCK_TDOV	TCK falling edge to output valid (high-Z to active).	80	_	_	ns	-		
SID474A	TCK_TDOZ	TCK falling edge to output valid (active to high-Z).	80	-	1	ns	-		



Ordering Information

Table 40 lists the CY8C62x5 part numbers and features.

Table 40. Ordering Information

Family	Base Features	Marketing Part Number	CM4 CPU Speed (LP/ULP)	CM0+ CPU Speed (LP/ULP)	FLEX (ULP/LP), LP, ULP	Flash (KB)	SRAM (KB)	CapSense	CAN-FD	Crypto	Old9	Package	Silicon Rev
		CY8C6245AZI-D72	150/50	100/25	FLEX	512	256	Υ	1	Υ	64	100-TQFP	A0
		CY8C6245LQI-D72	150/50	100/25	FLEX	512	256	Υ	1	Υ	51	68-QFN	A0
		CY8C6245FNI-D71(T)	150/50	100/25	FLEX	512	256	Υ	1	Υ	38	50-WLCSP	A0
ш		CY8C6245AZI-D62	150/50	100/25	FLEX	512	256	_	1	_	64	100-TQFP	A0
LINE		CY8C6245LQI-D62	150/50	100/25	FLEX	512	256	_	1	-	51	68-QFN	A0
CE	ArmCM4 and CM0+, 12-bit SAR ADC, 2x	CY8C6245AZI-D42	150/50	100/25	FLEX	512	256	Y	_	Υ	64	100-TQFP	A0
MAN	LPCOMPs,	CY8C6245LQI-D42	150/50	100/25	FLEX	512	256	Υ	-	Υ	51	68-QFN	A0
ORI	6x SCBs, 1x DS-SCB, 1x SDHC, 1x SLCD, 1x FS-USB	CY8C6245FNI-D41(T)	150/50	100/25	FLEX	512	256	Y	-	Υ	38	50-WLCSP	A0
PERFORMANCE	obito, ixolob, ixi o oob	CY8C6245AZI-D12	150/50	100/25	FLEX	512	256	Υ	-	1	64	100-TQFP	A0
₫.		CY8C6245LQI-D12	150/50	100/25	FLEX	512	256	Υ	-	-	51	68-QFN	A0
		CY8C6245FNI-D11(T)	150/50	100/25	FLEX	512	256	Υ	-	1	38	50-WLCSP	A0
		CY8C6245AZI-D02	150/50	100/25	FLEX	512	256	_	-	-	64	100-TQFP	A0
		CY8C6245LQI-D02	150/50	100/25	FLEX	512	256	-	-	-	51	68-QFN	A0



The nomenclature used in the preceding table is based on the following part numbering convention: $\mathsf{CY8C} \ 6 \ \underline{\mathsf{A}} \ \underline{\mathsf{B}} \ \underline{\mathsf{C}} \ \underline{\mathsf{DD}} \ \underline{\mathsf{E}} - (\underline{\mathsf{FF}}) \ \underline{\mathsf{G}} \ \underline{\mathsf{H}} \ \underline{\mathsf{I}} \ (\underline{\mathsf{JJ}}) \ (\underline{\mathsf{K}}) \ (\underline{\mathsf{L}})$

Field	Description	Values	Meaning
CY8C	Cypress Prefix		
6	Architecture	6	PSoC 6
		0	Value
A	Family	1	Programmable
	Family 2		Performance
		3	Connectivity
В	Speed ^[4]	3	150 MHz
	Speed: 7	4	150/50 MHz
С	Memory Size (Flash/SRAM)	5	512KB/256KB
		AZ	TQFP II (0.5-mm pitch)
DD	Package	LQ	QFN
		FN	WLCSP
Е	Temperature code	I	Industrial
FF	Feature Code		Standard MCU
	realure Code	BL	Integrated BLE
G	CPU core	F	Single core
G	CFU cole	D	Dual core
Н	Attribute code	0-9	Feature set
	GPIO count	1	31-50
'	GPIO COUIT	2	51-70
	Silicon revision	ES	Engineering sample
JJ	(optional)	Ax	Production sample A0, A1, A2
K	Tape/reel shipment (optional)	Т	Tape and reel shipment

Note
4. When two numbers are shown, they are the maximum CPU speed in System Low Power mode and System Ultra Low Power mode, respectively





Packaging

CY8C62x8 and CY8C62xA will be offered in 100 TQFP, 68 QFN, and 50 WLCSP packages.

Table 41. Package Dimensions

Spec ID#	Package	Description	Package Dwg #
PKG_1	100-TQFP	100 TQFP package	51-85048
PKG_2	68 QFN	68 QFN package	001-78925

Table 42. Package Characteristics

Parameter	Description	Conditions	Min	Тур	Max	Units
T _A	Operating ambient temperature	-	-40	25	85	°C
T _J	Operating junction temperature	-	-40	_	100	°C
T_JA	Package θ _{JA} (100 TQFP)	-	_	TBD	_	°C/watt
T_{JA}	Package θ _{JA} (68 QFN)	-	_	TBD	_	°C/watt
T_JA	Package θ _{JA} (50 WLCSP)	+	1	TBD	_	°C/watt

Table 43. Solder Reflow Peak Temperature

Package	Maximum Peak Temperature	Maximum Time at Peak Temperature
All packages	260°C	30 seconds

Table 44. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2

Package	MSL
100 TQFP and 68 QFN	MSL 3
50 WLCSP	MSL 1



Figure 8. 100-TQFP 14.0 × 14.0 ×1.4 mm





Figure 9. 68-QFN Package Diagram



NOTES:

- 1. MATCH AREA IS SOLDERABLE EXPOSED PAD
- 2. REFERENCE JEDEC#: MO-220
- 3. ALL DIMENSIONS ARE IN MILLIMETERS

001-78925 *B



Acronyms

Acronym	Description	
3DES	triple DES (data encryption standard)	
ADC	analog-to-digital converter	
ADMA3	advanced DMA version 3, a Secure Digital data transfer mode	
AES	advanced encryption standard	
АНВ	AMBA (advanced microcontroller bus architecture) high-performance bus, an Arm data transfer bus	
AMUX	analog multiplexer	
AMUXBUS	analog multiplexer bus	
API	application programming interface	
Arm [®]	advanced RISC machine, a CPU architecture	
BGA	ball grid array	
BOD	brown-out detect	
BREG	backup registers	
BWC	backward compatibility (eMMC data transfer mode)	
CAD	computer aided design	
ССО	current controlled oscillator	
ChaCha	a stream cipher	
CM0+	Cortex-M0+, an Arm CPU	
CM4	Cortex-M4, an Arm CPU	
CMAC	cypher-based message authentication code	
смоѕ	complementary metal-oxide-semiconductor, a process technology for IC fabrication	
CMRR	common-mode rejection ratio	
CPU	central processing unit	
CRC	cyclic redundancy check, an error-checking protocol	
CSD	CapSense Sigma-Delta	
CSV	clock supervisor	
CSX	Cypress mutual capacitance sensing method. See also CSD	
СТІ	cross trigger interface	
DAC	digital-to-analog converter, see also IDAC, VDAC	
DAP	debug access port	
DDR	double data rate	
DES	data encryption standard	
DFT	design for test	
DMA	direct memory access, see also TD	
DNL	differential nonlinearity, see also INL	
DSI	digital system interconnect	
DU	data unit	
DW	data wire, a DMA implementation	
ECC	error correcting code	

Acronym	Description		
ECC	elliptic curve cryptography		
ECO	external crystal oscillator		
EEPROM	electrically erasable programmable read-only memory		
EMI	electromagnetic interference		
еММС	embedded MultiMediaCard		
ESD	electrostatic discharge		
ETM	embedded trace macrocell		
FIFO	first-in, first-out		
FLL	frequency locked loop		
FPU	floating-point unit		
FS	full-speed		
GND	Ground		
GPIO	general-purpose input/output, applies to a PSoC pin		
HMAC	Hash-based message authentication code		
HSIOM	high-speed I/O matrix		
I/O	input/output, see also GPIO, DIO, SIO, USBIO		
I ² C, or IIC	Inter-Integrated Circuit, a communications protocol		
l ² S	inter-IC sound		
IC	integrated circuit		
IDAC	current DAC, see also DAC, VDAC		
IDE	integrated development environment		
ILO	internal low-speed oscillator, see also IMO		
IMO	internal main oscillator, see also ILO		
INL	integral nonlinearity, see also DNL		
IOSS	input output subsystem		
loT	internet of things		
IPC	inter-processor communication		
IRQ	interrupt request		
ISR	interrupt service routine		
ITM	instrumentation trace macrocell		
JTAG	Joint Test Action Group		
LCD	liquid crystal display		
LIN	Local Interconnect Network, a communications		
LP	protocol low power		
LS	low-speed		
LUT	lookup table		
LVD	low-voltage detect, see also LVI		
LVI	low-voltage interrupt		
LVTTL	low-voltage transistor-transistor logic		
MAC	multiply-accumulate		
MCU	microcontroller unit		



Acronym	Description		
MISO	master-in slave-out		
MMIO	memory-mapped input output		
MOSI	master-out slave-in		
MPU	memory protection unit		
MSL	moisture sensitivity level		
Msps	million samples per second		
MTB	micro trace buffer		
MUL	multiplier		
NC	no connect		
NMI	nonmaskable interrupt		
NVIC	nested vectored interrupt controller		
NVL	nonvolatile latch, see also WOL		
OTP	one-time programmable		
OVP	over voltage protection		
OVT	overvoltage tolerant		
PASS	programmable analog subsystem		
PCB	printed circuit board		
PCM	pulse code modulation		
PDM	pulse density modulation		
PHY	physical layer		
PICU	port interrupt control unit		
PLL	phase-locked loop		
PMIC	power management integrated circuit		
POR	power-on reset		
PPU	peripheral protection unit		
PRNG	pseudo random number generator		
PSoC [®]	_		
	Programmable System-on-Chip™		
PSRR	power supply rejection ratio		
PWM	pulse-width modulator		
QD	quadrature decoder		
QSPI	quad serial peripheral interface		
RAM	random-access memory		
RISC	reduced-instruction-set computing		
RMS	root-mean-square		
ROM	read-only memory		
RSA	Rivest–Shamir–Adleman, a public-key cryptography algorithm		
RTC	real-time clock		
RWW	read-while-write		
RX	receive		
S/H	sample and hold		
SAR	successive approximation register		
SARMUX	SAR ADC multiplexer bus		

Acronym	Description		
SC/CT	switched capacitor/continuous time		
SCB	serial communication block		
SCL	I ² C serial clock		
SD	Secure Digital		
SDA	I ² C serial data		
SDHC	Secure Digital host controller		
SDR	<u> </u>		
Sflash	single data rate		
SHA	supervisory flash		
	secure hash algorithm		
SINAD	signal to noise and distortion ratio		
SMPU	shared memory protection unit		
SNR	signal-to-noise ration		
SOF	start of frame		
SONOS	silicon-oxide-nitride-oxide-silicon, a flash memory technology		
SPI	Serial Peripheral Interface, a communications protocol		
SRAM	static random access memory		
SROM	supervisory read-only memory		
SRSS	system resources subsystem		
SWD	serial wire debug, a test protocol		
SWJ	serial wire JTAG		
swo	single wire output		
SWV	single-wire viewer		
TCPWM	timer, counter, pulse-width modulator		
TDM	time division multiplexed		
THD	total harmonic distortion		
TQFP	thin quad flat package		
TRM	technical reference manual		
TRNG	true random number generator		
TX	transmit		
UART	Universal Asynchronous Transmitter Receiver, a		
ULP	communications protocol ultra-low power		
USB	Universal Serial Bus		
WCO	watch crystal oscillator		
WDT	watchdog timer		
WIC	wakeup interrupt controller		
WLCSP	wafer level chip scale package		
XIP	execute-in-place		
XRES	external reset input pin		
	external reset input pin		



Document Conventions

Units of Measure

Table 45. Units of Measure

Symbol	Unit of Measure		
°C	degrees Celsius		
dB	decibel		
fF	femto farad		
Hz	hertz		
KB	1024 bytes		
kbps	kilobits per second		
khr	kilohour		
kHz	kilohertz		
kΩ	kilo ohm		
ksps	kilosamples per second		
LSB	least significant bit		
Mbps	megabits per second		
MHz	megahertz		
ΜΩ	mega-ohm		
Msps	megasamples per second		
μA	microampere		
μF	microfarad		

Table 45. Units of Measure (continued)

Symbol	Unit of Measure		
μH	microhenry		
μs	microsecond		
μV	microvolt		
μW	microwatt		
mA	milliampere		
ms	millisecond		
mV	millivolt		
nA	nanoampere		
ns	nanosecond		
nV	nanovolt		
W	ohm		
pF	picofarad		
ppm	parts per million		
ps	picosecond		
s	second		
sps	samples per second		
sqrtHz	square root of hertz		
V	volt		





Revision History

Description Title: PSoC [®] 6 MCU: CY8C62x5 Datasheet, PSoC [®] 62 with 512KB Flash, 256KB SRAM and up to 64 I/Os Document Number: 002-26168				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	6441069	WKA	01/25/2019	New datasheet for the CY8C62X5, PSoC 62 with 512KB Flash, 256 KB SRAM, and up to 64 I/Os.

ADVANCE

PSoC® 6 MCU: CY8C62x5 **Datasheet**

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory cypress.com/mcu

Microcontrollers **PSoC** cypress.com/psoc

Power Management ICs cypress.com/pmic Touch Sensing cypress.com/touch cypress.com/usb **USB Controllers** Wireless Connectivity cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2019. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-26168 Rev. ** Revised January 25, 2019 Page 63 of 63